Facsimile and static presentation processing – Facsimile – Specific signal processing circuitry
Patent
1982-02-22
1984-06-05
Chin, Tommy P.
Facsimile and static presentation processing
Facsimile
Specific signal processing circuitry
358153, 358154, H04N 506
Patent
active
044531834
ABSTRACT:
A synchronizing pulse processor accepts integrated and differentiated composite sync signal inputs of either positive or negative polarity. Processed horizontal and vertical sync pulses are produced which have a single predetermined polarity independent of the polarity of the composite sync signal. The polarity of the differentiated composite sync signal is used to select the reference level for the vertical sync pulse threshold detector. The sync processor may be formed as a part of an integrated circuit and require only two input interface terminals regardless of composite sync signal polarity.
REFERENCES:
patent: 3527887 (1970-09-01), Glapp
patent: 4097896 (1978-06-01), Avery
patent: 4185299 (1980-01-01), Harford
patent: 4237487 (1980-12-01), Ikeda et al.
patent: 4266245 (1981-05-01), Balaban
Balaban Alvin R.
Steckler Steven A.
Chin Tommy P.
Meise William H.
Rasmussen Paul J.
RCA Corporation
Stevens Scott J.
LandOfFree
Dual polarity sync processor does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Dual polarity sync processor, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Dual polarity sync processor will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-1500849