Boots – shoes – and leggings
Patent
1994-06-01
1997-07-15
Eng, David Y.
Boots, shoes, and leggings
3642318, 36494834, G06F 930
Patent
active
056492251
ABSTRACT:
Operations of a pipeline processor (110) are resynchronized under designated conditions. The processor updates a fetch program counter (210) and, as directed by the counter, fetches instructions from a memory (114). The processor concurrently dispatches, in the fetched order, multiple instructions to designated functional units (170, 171, 172, 173, 174 and 175). Dispatched instructions are queued in functional unit reservation stations. Result entries corresponding to the queued instructions are allocated in a reorder buffer 126 queue in their order of dispatch. Instructions are executed out of their fetched order and results are entered in the allocated result entries when execution is complete. Allocated result entries at the head of the reorder buffer queue are retired and an instruction pointer (620) is updated. The processor is resynchronized when it detects a resynchronization condition and acknowledges the resynchronization condition in the allocated result entry corresponding to the instruction that detected the condition. When the reorder buffer entry holding the resynchronization acknowledgement is retired, the processor flushes the reorder buffer and the reservation stations of the functional units and redirects the fetch program counter to the instruction addressed by the instruction pointer.
REFERENCES:
patent: 4736288 (1988-04-01), Shintani et al.
patent: 4807115 (1989-02-01), Torng
patent: 4858105 (1989-08-01), Kuriyama et al.
patent: 4926322 (1990-05-01), Stimac et al.
patent: 4928223 (1990-05-01), Dao et al.
patent: 5056006 (1991-10-01), Acharya et l.
patent: 5129067 (1992-07-01), Johnson
patent: 5136697 (1992-08-01), Johnson
patent: 5155816 (1992-10-01), Kohn
patent: 5155820 (1992-10-01), Gibson
patent: 5226126 (1993-07-01), McFarland et al.
patent: 5226130 (1993-07-01), Favor et al.
patent: 5237700 (1993-08-01), Johnson et al.
patent: 5251306 (1993-10-01), Tran
patent: 5404470 (1995-04-01), Miyake
patent: 5434987 (1995-07-01), Abramson et al.
Wen-Mei Hwu, "Checkpoint Repair for High-Performance Out-of-Order Execution Machines" IEEE Trans. on Computer, vol. C36, No. 12 Dec. 1987, pp. 1496-1514.
Val Papescu, "The Methflow Architecture", 1991, pp. 10-13 and 63-73, IEEE.
A.R. Pleszkun et al., "WISQ: A Restartable Architecture Using Queues", 2-5 Jun. 1987, pp. 290-299, Pittsburgh, US.
Shlomo Weiss and James E. Smith, "Instruction Issue Logic for Piplined Supercomputers", 5-7 Jun. 1984, pp. 110-118, Ann Arbor, US.
James E. Smith and Andrew R. Pleszkun, "Implementing Precise Interrupts in Piplined Processors", vol. 37, No. 5, pp. 562-573, New York, NY US.
IBM Technical Disclosure Bulletin, "Roll-Back Interrupt Method for Out-Of-Order Execution of System Programs", vol. 32, No. 5A, Oct. 1989, pp. 33-36.
Toyohiko Yoshida, et al., "The Approach to Multiple Instruction Execution in the GMICRO/400 Processor", .COPYRGT.1991, pp. 185-195.
Gurindar S. Sohi, "Instruction Issue Logic for High-Performance, Interruptible, Multiple Functional Unit, Pipelined Computers", IEEE Transaction on Computers, vol. 39, No. 3, .COPYRGT.1990, pp. 349-359.
Bruce D. Lightner and Gene Hill, "The Metaflow Lightning Chipset", IEEE Proceedings ConpCom Spring '91, Feb. 1991, pp. 13-18.
R.M. Tomasulo, "An Efficient Algorithm for Exploiting Multiple Arithmetic Units", IBM Journal, Jan. 1967, vol. 11, pp. 25-32.
Brian Case, "AMD Unveils First Superscalar 29K Core", Microprocessor Report, Oct. 24, 1994, pp. 23-26.
Michael Slatter, "AMD's K5 Designed to Outrun Pentium", Microprocessor Report, Oct. 24, 1994, pp. 1, 6-11.
U.S. Patent Application Ser. No. 08/145,902 filed Oct. 29, 1993 entitled "Speculative Instruction Queue and Method Therefor Particularly Suitable for Variable Byte-Length Instructions"--David B. Witt, Attorney Docket M-2279 US.
U.S. Patent Application Ser. No. 08/145,905 filed Oct. 29, 1993 entitled "Pre-Decoded Instruction Cache and Method Therefor Particularly Suitable for Variable Byte-Length Instructions"--David B. witt and Michael D. Goddard, Attorney Docket M-2278 US.
U.S. Patent Application Ser. No. 08/146,376 filed Oct. 29, 1993 entitled "High Performance Load/Store Functional Unit and Data Cache"--William M. Johnson, David B. Witt, and Murali Chinnakonda, Attorney Docket M-2281 US.
U.S. Patent Applicaton Ser. No. 08/146,382 filed Oct. 29, 1993 entitled "High Performance Superscalar Microprocessor"--David B. Witt and William M. Johnson, Attorney Docket M-2518 US.
Goddard Michael D.
White Scott A.
Advanced Micro Devices , Inc.
Eng David Y.
LandOfFree
Resynchronization of a superscalar processor does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Resynchronization of a superscalar processor, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Resynchronization of a superscalar processor will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-1500741