Switching system having control circuit and plural buffer memori

Details Switching system having control circuit and plural buffer memori Switching system having control circuit and plural buffer memori

1993-09-02

1997-07-15

Swann, Tod R.

395880, 395849, G06F 300, H01J 300

Patent

active

056492170

ABSTRACT:
A multimedia data processing apparatus for exchanging asynchronous transfer mode cells, each cell having a data portion and a header portion including destination information. Cells input through input lines are stored in locations in respective buffer memories selected by an input spatial switch. The locations in the buffer memories are addressable for reading and writing. Cells can be read from the buffer memories in a manner which is independent of the order in which the cells are written. Addresses of the stored cells in the buffer memories are managed for each of the destinations of the cells. In accordance with the managed addresses for each destination, the cells stored in the buffer memories are read and output, through an output line spatial switch to desired output lines connected to the buffer memories.

REFERENCES:
patent: 4692894 (1987-09-01), Bemis
patent: 4849968 (1989-07-01), Turner
patent: 4851991 (1989-07-01), Rubinfeld et al.
patent: 4920534 (1990-04-01), Adelmann et al.
patent: 4949301 (1990-08-01), Joshi et al.
patent: 4975906 (1990-12-01), Takiyasu et al.
patent: 5128931 (1992-07-01), Yamanaka et al.
patent: 5144622 (1992-09-01), Takiyasu et al.
patent: 5210744 (1993-05-01), Yamanaka et al.
"A Hit-Less Protection Switching Method for ATM Switch". T. Kurano. Autumn Meeting of the Institute of Electonics, Info & Comm. Eng. B-486, 1991.
"A Study of a Hit-Less Protection Scheme for ATM Equipment". T. Koyanagi et al. Autumn Meeting of the Institute of Electronics, Info. & Comm. Eng, B-487, 1991.
Jean-Pierre Coudreuse & Michel Servel "Prelude-An Asynchronous Time-Division Switched Network".
Y.S. Yeh, M.G. Hluchys & A.S. Acampora "The Knockout Switch; A Simple, Modular Architecture For High Performance Packet Switching".
Yoshito Sakurai, Nobuhiko Ido, Shinobu Gohara "Large Scale ATM Multi-Stage Switching Network With Shared Buffer Memory Switches".
K. Oshima et al., "A New ATM Switch Architecture Based On STS-Type Shared Buffering and Its LSI Implementation", XIV Int'l Switching Symposium, vol. 1, Oct. 1992, pp. 359-363.
The 15th Annual Int. Symp. on Computer Arch., 30.5-2.6 1988, Honolulu, US, pp. 343-354; Tamir et al.: "High performance multi-queue buffers for VLSI communication swithches" p. 344, col. 2, line 2 -p. 345 col. 1, line 24, p. 347 para. 3A., Figs. 1, 2.
IEEE Int'l Conf. on Comm., BOSTONICC/89, Jun. 1989, Boston US; pp. 118-122; Kuwahara et al. "A shared buffer memory switch for an ATM exchange", p. 119, para. 3.1; Fig. 1, 2.
Int'l Switching Symposium 1987, Mar. 1987, Phoenix, US; pp. 367-372; Dieudonne et al; "Switching techniques for asynchronous time division multiplexing (or fast packet switching)", p. 370 -p. 371, para. 6; Fig. 5, 6.
S.X. Wei & V.P. Kumar, "Performance Analysis of a Multiple Shared Memory Module ATM Switch", Int'l Switching Symposium 1992, Yokohama, Japan, Oct. 25-30, 1992, Proceedings vol. 2.

Affiliated with

Also associated with

Rating

Switching system having control circuit and plural buffer memori does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Switching system having control circuit and plural buffer memori, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Switching system having control circuit and plural buffer memori will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-1500632