Boots – shoes – and leggings
Patent
1987-01-15
1990-01-09
Heckler, Thomas M.
Boots, shoes, and leggings
36423222, 3642545, 3642303, G06F 1300
Patent
active
048932345
ABSTRACT:
An accelerator module for a data flow computer includes an intelligent memory. The module is added to a multiprocessor arrangement and uses a shared tagged memory architecture in the data flow computer. The intelligent memory module assigns locations for holding data values in correspondence with arcs leading to a node in a data dependency graph. Each primitive computation is associated with a corresponding memory cell, including a number of slots for operands needed to execute a primitive computation, a primitive identifying pointer, and linking slots for distributing the result of the cell computation to other cells requiring that result as an operand. Circuitry is provided for utilizing tag bits to determine automatically when all operands required by a processor are available and for scheduling the primitive for execution in a queue. Each memory cell of the module may be associated with any of the primitives, and the particular primitive to be executed by the processor associated with the cell is identified by providing an index, such as the cell number for the primitive, to the primitive lookup table of starting addresses. The module thus serves to perform functions previously performed by a number of sections of data flow architectures and coexists with conventional shared memory therein. A multiprocessing system including the module operates in a hybrid mode, wherein the same processing modules are used to perform some processing in a sequential mode, under immediate control of an operating system, while performing other processing in a data flow mode.
REFERENCES:
patent: 3978452 (1976-08-01), Barton et al.
patent: 4145733 (1979-03-01), Misunas et al.
patent: 4153932 (1979-05-01), Dennis et al.
patent: 4591979 (1986-05-01), Iwashita
patent: 4757466 (1988-07-01), Miyaoka et al.
patent: 4814978 (1989-03-01), Dennis
Requa, James et al., "The Piecewise Data Flow Architecture Architectural Concepts", IEEE Transactions on Computers, vol. 32, No. 5, May 1983, pp. 425-438.
A. Plas et al. "LAU System Architecture: A Parallel Data-Driven Processor Based on a Single Assignment," Proc. 1976 International Conference on Parallel Processing, pp. 293-302.
K. Hwang, "Multi-Processor Supercomputers for Scientific/Engineering Applications", Computer, June 1985, pp. 57-73.
Davidson George S.
Pierce Paul E.
Chafin James H.
Fairbanks Jonathan C.
Heckler Thomas M.
Libman George H.
Moser William R.
LandOfFree
Multi-processor including data flow accelerator module does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Multi-processor including data flow accelerator module, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Multi-processor including data flow accelerator module will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-149140