Boots – shoes – and leggings
Patent
1991-06-18
1992-03-17
Eng, David Y.
Boots, shoes, and leggings
3642434, 36424341, 364DIG1, B06F 1212, B06F 1300
Patent
active
050974092
ABSTRACT:
A system having a CPU, a main memory and a bus. A cache memory couples the CPU to the bus and is provided with circuitry to indicate the status of a data unit stored within the cache memory. One status indication indicates whether the contents of a storage position have been modified (dirty) since those contents were received from main memory. Another status indication indicates whether the contents of the storage position exist within another cache memory (shared). Each cache includes a bus monitor that monitors bus transactions. When data is read from system memory by a first cache a second cache determines if the data is shared. If yes, the second cache asserts a bus hold line and determines if the shared data is dirty. If yes, the second cache drives the corresponding data to the bus for storage within the first cache. For a system memory write, the second cache latches the data and determines if the data is shared. If yes, the second cache replaces its copy of the data with that latched from the bus. As such, no cache "valid" status bits are required in that each cache is assured of having the most current version of data.
REFERENCES:
patent: 3735360 (1973-05-01), Anderson et al.
patent: 3761883 (1973-09-01), Alvarez et al.
patent: 3845474 (1974-10-01), Lange et al.
patent: 3967247 (1976-06-01), Andersen et al.
patent: 4167782 (1979-09-01), Joyce et al.
patent: 4394732 (1983-07-01), Swenson
patent: 4442487 (1984-04-01), Fletcher et al.
patent: 4464712 (1984-08-01), Fletcher
patent: 4527238 (1985-09-01), Ryan et al.
patent: 4551799 (1985-11-01), Ryan et al.
patent: 4602368 (1986-07-01), Circello et al.
patent: 4675811 (1987-06-01), Kishi et al.
patent: 4685082 (1987-08-01), Cheung et al.
patent: 4713755 (1987-12-01), Worley et al.
patent: 4811209 (1989-03-01), Rubinstein
patent: 4843542 (1989-06-01), Dashiell et al.
patent: 4853846 (1989-08-01), Johnson et al.
patent: 4858111 (1989-08-01), Steps
"A New Solution to Coherence Problems in Multicache Systems" by Censier and Feautrier, IEEE Transactions on Computers, vol. c-27, No. 12, Dec. 1978.
"Cache Memories", by A. J. Smith, Computing Surveys, vol. 14, No. 3, Sep. 1982.
"16-Kilobyte Cache/Memory Management Unit (CMMU)", Motorole Semiconductor Technical Data, Motorola Inc., 1988.
Becker Robert D.
Schwartz Martin J.
Eng David Y.
Shanahan Michael H.
Wang Laboratories, Inc.
LandOfFree
Multi-processor system with cache memories does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Multi-processor system with cache memories, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Multi-processor system with cache memories will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-1480966