Patent
1993-08-23
1995-01-24
Shaw, Dale M.
G06F 100
Patent
active
053849060
ABSTRACT:
A method and apparatus for synchronizing a plurality of processors. Each processor runs off its own independent clock, indicates the occurrence of a prescribed process or event on one line and receives signals on another line for initiating a processor wait state. Each processor has a counter which counts the number of processor events indicated since the last time the processors were synchronized. When an event requiring synchronization is detected by a sync logic circuit associated with the processor, the sync logic circuit generates the wait signal after the next processor event. A compare circuit associated with each processor then tests the other event counters in the system and determines whether its associated processor is behind the others. If so, the sync logic circuit removes the wait signal until the next processor event. The processor is finally stopped when its event counter matches the event counter for the fastest processor. At that time, all processors are synchronized and may be restarted for servicing the event. If no synchronizing event occurs before an event counter reaches its maximum value, and overflow of the event counter forces resynchronization, a cycle counter is provided for counting the number of clock cycles since the last processor event. The cycle counter is set to overflow and force resynchronization at a point before maximum interrupt latency time is exceeded.
REFERENCES:
patent: 3602900 (1971-08-01), Delaigue et al.
patent: 3681578 (1972-08-01), Stevens
patent: 3735356 (1973-05-01), Yates
patent: 3761884 (1973-09-01), Avsan et al.
patent: 3810119 (1974-05-01), Zieve et al.
patent: 3833798 (1974-09-01), Huber et al.
patent: 3848116 (1974-11-01), Moder et al.
patent: 3921149 (1975-11-01), Kreis et al.
patent: 4015243 (1977-03-01), Kurpanek et al.
patent: 4015246 (1977-03-01), Hopkins, Jr. et al.
patent: 4030074 (1977-06-01), Giorcelli
patent: 4034347 (1977-07-01), Probert, Jr.
patent: 4187538 (1980-02-01), Douglas et al.
patent: 4224664 (1980-09-01), Trinchieri
patent: 4253144 (1981-02-01), Bellamy et al.
patent: 4257097 (1981-03-01), Moran
patent: 4321666 (1982-03-01), Tasar et al.
patent: 4330826 (1982-05-01), Whiteside et al.
patent: 4358823 (1982-11-01), McDonald et al.
patent: 4366535 (1982-12-01), Cedolin et al.
patent: 4375683 (1983-03-01), Wensley
patent: 4380046 (1983-04-01), Fung
patent: 4392196 (1983-07-01), Glenn et al.
patent: 4392199 (1983-07-01), Schmitter et al.
patent: 4399504 (1983-08-01), Obermarck et al.
patent: 4412218 (1983-10-01), Niitsu
patent: 4412281 (1983-10-01), Works
patent: 4414624 (1983-11-01), Summer, Jr. et al.
patent: 4426681 (1984-01-01), Bacot et al.
patent: 4428044 (1984-01-01), Liron
patent: 4430707 (1984-02-01), Kim
patent: 4455605 (1984-06-01), Cormier et al.
patent: 4456952 (1984-06-01), Mohrmann et al.
patent: 4493019 (1985-01-01), Kim et al.
patent: 4497059 (1985-01-01), Smith
patent: 4541094 (1985-09-01), Stiffler et al.
patent: 4564903 (1986-01-01), Guyette et al.
patent: 4570261 (1986-02-01), Maher
patent: 4577272 (1986-03-01), Ballew et al.
patent: 4589066 (1986-05-01), Lam et al.
patent: 4591977 (1986-05-01), Nissen et al.
patent: 4597084 (1986-06-01), Dynneson et al.
patent: 4607365 (1986-08-01), Greig et al.
patent: 4616312 (1986-10-01), Uebel
patent: 4633394 (1986-12-01), Georgiou et al.
patent: 4638427 (1987-01-01), Martin
patent: 4644498 (1987-02-01), Bedard et al.
patent: 4648035 (1987-03-01), Fava et al.
patent: 4667287 (1987-05-01), Allen et al.
patent: 4672535 (1987-06-01), Katzman et al.
patent: 4683570 (1987-07-01), Bedard et al.
patent: 4703452 (1987-10-01), Abrant et al.
patent: 4709325 (1987-11-01), Yajima
patent: 4733353 (1988-03-01), Jaswa
patent: 4751639 (1988-06-01), Corooran et al.
patent: 4774709 (1988-09-01), Tulplue et al.
patent: 4779008 (1988-10-01), Kessels
patent: 4783731 (1988-11-01), Miyzaki et al.
patent: 4783733 (1988-11-01), Greig et al.
patent: 4785453 (1988-11-01), Chandran et al.
patent: 4794601 (1988-12-01), Kikuchi
patent: 4799140 (1989-01-01), Dietz et al.
patent: 4800462 (1989-01-01), Zacher et al.
patent: 4805107 (1989-02-01), Kieckhafer et al.
patent: 4819159 (1989-04-01), Shipley et al.
patent: 4827401 (1989-05-01), Hrustich et al.
patent: 4831520 (1989-05-01), Rubinfeld et al.
patent: 4847837 (1989-07-01), Morales et al.
patent: 4849979 (1989-07-01), Maccianti et al.
patent: 4853872 (1989-08-01), Shimoi
patent: 4868818 (1989-09-01), Madan et al.
patent: 4868826 (1989-09-01), Smith et al.
patent: 4873685 (1989-10-01), Millis, Jr.
patent: 4879716 (1989-11-01), McNally et al.
patent: 4912698 (1990-03-01), Bitzinger et al.
patent: 4914657 (1990-04-01), Walter et al.
patent: 4933940 (1990-06-01), Walter et al.
patent: 4937741 (1990-06-01), Harper et al.
patent: 4945486 (1990-07-01), Nitschke et al.
Cohen, E. I., et al., "Storage Hierarchies," IBM Ssytems Journal, 1989.
Smith, B. T., et al., "Architectural Description of a Fault-Tolerant Multiprocessor Engineering Prototype," IEEE Computer Soc., FTCS-8, Jun. 1978.
Wensley, J. H., "Fault-Tolerant Systems Can Prevent Timing Problems," Computer Design, Nov. 1982.
Davies & Wakerly, "Synchronization and Matching Redundant Systems," IEEE Trans. on Computers, Jun. 1978, pp. 531-539.
Yoneda et al., "Implementation of Interrupt Handler for Loosely-Synchronized TMR Systems," Proc. 15th Ann. Symp. on Fault-Tolerant Computing, Jun. '85, p. 246.
McConnel & Siewiorek, "Synchronizing and Voting", IEEE Trans. on Computers, Feb. 1981, pp. 161-164.
Smith, "High-Performance Fault Tolerant Real Time Computer Architecture Proc. 16th Annual Symposium on Fault-Tolerant Computing", Jul., 1986, pp. 14-19.
Weinstock, "SIFT: System Design and Implementation," Proc. 10th Annual Symposium on Fault-Tolerant Computing, Oct. 1980, pp. 75-77.
Philip H. Enslow, Jr., "Multiprocessors and Parallel Processing," Pub. by John Wiley & Sons; 1974; pp. 28-33.
Hopkins, Jr., "A Fault-Tolerant Information Processing Concept for Space Vehicles", IEEE Trans. on Computers, Nov. 1971, pp. 1394-1403.
Sklaroff, "Redundancy Management Technique for Space Shuttle Computers", IBM J. of Res. Develop., Jan. 1976, pp. 20-28.
Kilmer et al., "Comparison of Synchronization Techniques for Redundant Computer Sets", Report by IBM Fed. Sys. Div., dated 22 Mar. 1974, pp. 1-68.
"Computer System Isolates Faults", Computer Design, Nov. 1983, 7 pages (reprint).
Product Brochure, "Tolerant Systems `Eternity.TM. Series` Computer Systems"; Jan. 1984; 6 pages.
Product Brochure, "BiiN 60.TM. System-Technical Overview"; dated 1988; 23 pages.
Product Brochure, "NCR 9800 System-Technical Overview"; copyright 1986, 44 pages.
Shaw Dale M.
Shin Christopher B.
Tandem Computers Incorporated
LandOfFree
Method and apparatus for synchronizing a plurality of processors does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method and apparatus for synchronizing a plurality of processors, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method and apparatus for synchronizing a plurality of processors will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-1474005