Patent
1996-05-03
1998-06-02
Harvey, Jack B.
39520031, 39520035, 39520078, 395670, 395675, 395676, G06F 1300
Patent
active
057615160
ABSTRACT:
A plurality of processors which can be the same or different are formed on a single integrated circuit chip together with a memory controller and an I/O controller, and are interconnected by a data transfer bus. The processors can have larger word lengths and operate at higher speeds than comparable single chip processors due to reduced latency and signal path lengths. The processors are further interconnected by a processor synchronization bus which enables one processor to cause another processor to perform a task by generating an interrupt and passing the required parameters. The parameters can be passed via shared memory, or via a bidirectional data section of the processor synchronization bus. A processor running a large scale CAD or similar application can cause a smaller processor to perform I/O tasks in native code. A multiprocessor system can be configured as including a Single-Chip module (SCM), a Multi-Chip Module (MCM), Board-Level Product (BPL), or as a box-level product which includes a power supply.
REFERENCES:
patent: 4698753 (1987-10-01), Hubbins et al.
patent: 5040109 (1991-08-01), Bowhill et al.
patent: 5530946 (1996-06-01), Bouvier et al.
Boyle Douglas B.
Rostoker Michael D.
Etienne Ario
Harvey Jack B.
LSI Logic Corporation
LandOfFree
Single chip multiprocessor architecture with internal task switc does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Single chip multiprocessor architecture with internal task switc, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Single chip multiprocessor architecture with internal task switc will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-1472862