Multiplex communications – Wide area network – Packet switching
Patent
1993-03-19
1995-01-24
Olms, Douglas W.
Multiplex communications
Wide area network
Packet switching
370 851, 375 17, H04B 156
Patent
active
053847695
ABSTRACT:
The present invention provides a bus transceiver incorporating a high speed, binary transfer mode for the half-duplex transfer of data signals with a ternary control transfer mode having a full duplex dominant logic transmission scheme for the full duplex transfer of control signals. In one embodiment of the present invention, the above-noted transfer modes are implemented in a bus architecture which includes at least a first communications node coupled to a second communications node via a twisted pair, serial bus. Each node comprises first transceiver and second transceivers having a differential driver for driving on the bus signal states comprising first and second signal states having equal current amplitudes opposite in sign and a third signal state having approximately a zero current amplitude, a high speed binary receiver for receiving high speed data signals during data transfer phases and a ternary receiver for receiving control signals during control transfer phases. The ternary receiver comprises two binary receivers for detecting resultant current amplitudes created on the bus during simultaneous driving of control signals by the nodes during the control transfer phases and logic means for combining the resultant current amplitudes on the bus with the signal states driven by the local transceiver to output reconstructed control signals representing the control signals driven on the bus by the corresponding transceiver. Furthermore, both transceivers further include a preemptive signaling receiver for the detection of preemptive control messages which act to terminate the data transfer phases upon receipt of the message so that higher priority control transfers may take place.
REFERENCES:
patent: 4083005 (1978-04-01), Looschen
patent: 4264973 (1981-04-01), Hustig
patent: 4282601 (1981-08-01), Flora
patent: 4805190 (1989-02-01), Jaffre et al.
patent: 4860309 (1989-08-01), Costello
patent: 5230067 (1993-07-01), Buch
"High Performance Serial Bus", IEEE Standards Draft, Oct. 1992.
IBM Technical Disclosure Bulletin, vol. 23, No. 4, Sep. 1980, New York, pp. 1435-1437 Chang & Pandya "Simultaneous Bidirectional Transceiver Circuit".
IBM Technical Disclosure Bulletin, vol. 15, No. 3, Aug. 1972, New York, pp. 998-999 Besseyre, "Ternary Detector for Bidirectional Transmission".
Motorola Technical Developments, vol. 14, Dec. 1991, Schaumburg, Ill., pp. 111-112, Woodhouse & Kim, "One-Wire Full-Duplex Communication Scheme".
Brunt Roger Van
Oprescu Florin
Apple Computer Inc.
Nguyen Chau T.
Olms Douglas W.
LandOfFree
Method and apparatus for a bus transceiver incorporating a high does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method and apparatus for a bus transceiver incorporating a high , we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method and apparatus for a bus transceiver incorporating a high will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-1472726