Data processor having an instruction decoder and a plurality of

Details Data processor having an instruction decoder and a plurality of Data processor having an instruction decoder and a plurality of

1995-12-18

1998-06-02

Lim, Krisna

395384, G06F 930

Patent

active

057614709

ABSTRACT:
In a data processor, using a format field which specifies the number of operation fields of an instruction code and all order of execution of operations, the number of operations and the order of operation executions are flexibly controlled and the necessity of a null operation is reduced, and decoders operate in parallel each decoding only one operation having a specific function which has a dependency on an operation execution mechanism, so that the operation fields of the instruction code are decoded in parallel by a number of decoders. While the data processor is basically a VLIW type data processor, more types of operations can be specified by the operation fields, and coding efficiency of instructions is improved since the number of operation fields and the order of operation executions are flexibly controlled and the necessity of a null operation is reduced by means of the format field which specifies the number of the operation and the order of the operation executions.

REFERENCES:
patent: 4954943 (1990-09-01), Kawasaki et al.
patent: 5202967 (1993-04-01), Matsuzaki et al.
patent: 5321821 (1994-06-01), Itomitsu et al.
patent: 5371864 (1994-12-01), Chuang
patent: 5488710 (1996-01-01), Sato et al.
Sohi; "Instruction Issue Logic for high-performance, Interruptable pipelined processors"; pp. 27-34.
B. Ramakrishna Rau et al. "Instruction-Level Parallel Processing: History, Overview, and Perspective", The Journal of Supercomputing, vol. 7, No. 1/2, 1993.
The TORCHers, "TORCH Architectural Specification", Version 1.1, Jun. 10, 1991.

Affiliated with

Also associated with

Rating

Data processor having an instruction decoder and a plurality of does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Data processor having an instruction decoder and a plurality of , we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Data processor having an instruction decoder and a plurality of will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-1472171