Static information storage and retrieval – Floating gate – Particular biasing
Patent
1997-02-07
1998-06-02
Nelms, David C.
Static information storage and retrieval
Floating gate
Particular biasing
36518501, 36518514, 257314, G11C 1134
Patent
active
057611262
ABSTRACT:
The layout and the programming voltage of a single-poly EPROM cell are reduced by eliminating the n+ contact region which is conventionally utilized to place a positive voltage on the n-well of the cell, and by utilizing a negative voltage to program the cell. The negative voltage is applied to a p+ contact region formed in the n-well which injects electrons directly onto the floating gate of the cell.
REFERENCES:
patent: 5280446 (1994-01-01), Ma et al.
patent: 5457652 (1995-10-01), Brahmbhatt
patent: 5491657 (1996-02-01), Haddad et al.
patent: 5515319 (1996-05-01), Smayling et al.
patent: 5612913 (1997-03-01), Cappelletti et al.
Ohnakado, T., et al., "Novel Electron Injection Method Using Band-to-Band Tunneling Induced Hot Electron (BBHE) for Flash Memory with a P-channel Cell," IEDM 1995, pp. 279-282.
Chan, T.Y. et al., "The Impact of Gate-Induced Drain Leakage Current on MOSFET Scaling," IEDM, 1987, 4 pages.
Bergemont Albert
Chi Min-hwa
Teng Chih Sieh
Ho Hoai
National Semiconductor Corporation
Nelms David C.
LandOfFree
Single-poly EPROM cell that utilizes a reduced programming volta does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Single-poly EPROM cell that utilizes a reduced programming volta, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Single-poly EPROM cell that utilizes a reduced programming volta will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-1468705