Fishing – trapping – and vermin destroying
Patent
1993-10-04
1995-01-24
Fourson, George
Fishing, trapping, and vermin destroying
437101, 437909, 437228, 156651, H01L 2124
Patent
active
053842715
ABSTRACT:
A method of fabricating a thin film transistor having reduced off-current leakage includes the steps of forming a TFT body with a channel region disposed between a source electrode and a drain electrode and then passivating the exposed portion of the channel region. The passivation includes the steps of wet etching the exposed portions of the channel region in an hydrofluoric acid etchant for a first selected etch time; dry etching the exposed channel region in a reactive ion etching procedure for a second selected etch time; wet etching the channel region again with hydrofluoric acid for a third selected etch time; and then treating the channel region with a cleansing agent, such as photoresist stripper; and annealing the exposed portion of the channel region.
REFERENCES:
patent: 4704783 (1987-11-01), Possin et al.
patent: 5130263 (1992-07-01), Possin et al.
patent: 5137841 (1992-08-01), Takeda et al.
patent: 5241192 (1993-08-01), Possin et al.
patent: 5281546 (1994-01-01), Possin et al.
Kwasnick Robert F.
Possin George E.
Booth Richard A.
Fourson George
General Electric Company
Ingraham Donald S.
Snyder Marvin
LandOfFree
Method for reduction of off-current in thin film transistors does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method for reduction of off-current in thin film transistors, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method for reduction of off-current in thin film transistors will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-1468384