Method for manufacturing an integrated circuit

Details Method for manufacturing an integrated circuit Method for manufacturing an integrated circuit

1997-02-12

1998-06-02

Trans, Vincent N.

Boots, shoes, and leggings

364488, 364489, 36446828, G06F 1750

Patent

active

057610827

ABSTRACT:
For manufacturing an integrated circuit, the production of a design for the circuit that comprises a plurality of MOS transistors is controlled by employment of a circuit simulator. ##EQU1## are calculated in the circuit simulator for the terminal nodes of the MOS transistors upon prescription of the voltages between gate and source V.sub.gs, between drain and source V.sub.ds, and between the substrate and source V.sub.bs in a consistent transistor model wherein drift, diffusion and short-channel effects are taken into consideration.

REFERENCES:
patent: 4907180 (1990-03-01), Smith
patent: 5051911 (1991-09-01), Kimua et al.
patent: 5245543 (1993-09-01), Smayling et al.
patent: 5345401 (1994-09-01), Tani
patent: 5440160 (1995-08-01), Vinal
IEEE Journal of Solid-State Circuits, vol. SC-15, No. 4, Aug., 1980, Soo-Young Oh et al "Transient Analysis of MOS Transistors", pp. 636-643.
H.J. Park, "Charge Sheet and Non-Quasistatic Mosfet Models for Spice", Ph.D. dissertation Memorandum No. UCB/ERL M89/20, Electronics Research Lab., Dep. EECS, University of California Berkeley, Feb. 24, 1989.
A Physical Charge-Controlled Model for MOS Transistors--Maher et al.--XP 000605636--The MIT Press--Advanced Research in VLSI--pp. 212-229.
Holberg et al., "CMOS Analog Circuit Design," HRW, 1987, pp. 95-147.
Park et al., "A Charge Sheet Capacitance Model of Short Channel MOSFET for Spice," IEEE, 1991, pp. 376-389.
Howes et al., "A Charge Conserving SOS Spice MOSFET Model for Analog Design," IEEE, pp. 2160-2163.
Agostinelli et al., A Comprehensive Model for Inversion Layer Hole Mobility for Simulation of Submicrometer MOSFET's, IEEE, 1991, pp. 151-159.
Howes et al., "An SOS MOSFET Model Based on Calculation of the Surface Potential," IEEE, 1994, pp. 494-508.

Affiliated with

Also associated with

Rating

Method for manufacturing an integrated circuit does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Method for manufacturing an integrated circuit, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method for manufacturing an integrated circuit will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-1468187