Computer graphics processing and selective visual display system – Plural physical display element control system – Display elements arranged in matrix
Patent
1995-11-16
1998-06-02
Wu, Xiao
Computer graphics processing and selective visual display system
Plural physical display element control system
Display elements arranged in matrix
345 60, 345147, G09G 336
Patent
active
057607567
ABSTRACT:
An error variance circuit, wherein a reproduced error, as detected at an error detection circuit, is added to the image signal of the input signal picture element of n bits, and wherein a variance output signal is converted into a signal of m (.ltoreq.n-l) bits and outputted to a display panel, includes a clear circuit that clears error at each frame and forcibly reduces the prior error to zero thus preventing excessive noise from preceding frames and non-image duration causing flickering of picture.
REFERENCES:
patent: 5089812 (1992-02-01), Fuse et al.
patent: 5122792 (1992-06-01), Stewart
Denda Hayato
Kobayashi Masayuki
Kosakai Asao
Nakajima Masamichi
Onodera Junichi
Fujitsu General Limited
Wu Xiao
LandOfFree
Error variance circuit does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Error variance circuit, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Error variance circuit will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-1465622