Evaluation method for semiconductor devices

Electricity: measuring and testing – Fault detecting in electric circuits and of electric components – Of individual circuit component or element

Patent

Rate now

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Details

438 14, G01R 3126, H01L 2166, C23F 114

Patent

active

058501495

ABSTRACT:
A part of a gate insulation film between a semiconductor substrate and an exposed gate electrode of a semiconductor device is partially and stepwise etched away. A voltage is applied between the semiconductor substrate and the gate electrode in a chemical wet etching system at each step. An anode oxide film is formed on the surface of the gate electrode in a step, when a defect is included in a gate oxide film. The gate electrode is etched away in another step, when a defect is not included in the gate oxide film. A position of a defect in the gate insulation film is detected from the difference in the area of the gate insulation film when an anode oxide film is formed on the gate electrode, and when the gate electrode is etched away.

REFERENCES:
patent: 4462856 (1984-07-01), Abe et al.
patent: 5543334 (1996-08-01), Yoshii et al.
patent: 5670891 (1997-09-01), Ling et al.

LandOfFree

Say what you really think

Search LandOfFree.com for the USA inventors and patents. Rate them and share your experience with other people.

Rating

Evaluation method for semiconductor devices does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Evaluation method for semiconductor devices, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Evaluation method for semiconductor devices will most certainly appreciate the feedback.

Rate now

     

Profile ID: LFUS-PAI-O-1461100

  Search
All data on this website is collected from public sources. Our data reflects the most accurate information available at the time of publication.