Excavating
Patent
1995-07-03
1998-03-10
Elmore, Reba I.
Excavating
371 371, 371 377, 371 381, 371 391, 371 403, H03M 1300
Patent
active
057270031
ABSTRACT:
An error correction system (20) operates on clock cycles to decode a sequence of error correcting symbols (R(x)) received from a disk drive (24), and alternatively to encode data in a codeword for storage on a disk drive. The system includes a generator (30) which, during decoding, receives symbols of the sequence during a plurality of reception clock cycles. During the reception clock cycles the generator generates error pattern bits, regenerated CRC values, syndromes, and parity values. Also during the reception clock cycles the generator uses the regenerated CRC values and CRC symbols of the sequence to generate CRC check values. An error address determinator (90) uses the syndromes and parity values to determine, during a last of the reception clock cycles, a reference address (L) of an error burst in a data symbol portion of the sequence. An error pattern generator (80) then efficiently inserts the error pattern bits at the reference address in an output error pattern during a very next clock cycle.
REFERENCES:
patent: 4597083 (1986-06-01), Stenerson
patent: 4782490 (1988-11-01), Tenengolts
patent: 4916702 (1990-04-01), Berlekamp
patent: 4951284 (1990-08-01), Abdel-Ghaffar et al.
patent: 5592404 (1997-01-01), Zook
Burnam, Jr. H. Warren
Cirrus Logic Inc.
Elmore Reba I.
Moise Emmanuel L.
Shifrin Dan A.
LandOfFree
Method and apparatus for flash burst error correction does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method and apparatus for flash burst error correction, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method and apparatus for flash burst error correction will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-146058