Excavating
Patent
1996-10-18
1999-01-26
Baker, Stephen M.
Excavating
36518503, G11C 2900, G11C 1604
Patent
active
058645691
ABSTRACT:
A method for performing error correction on data read from a multistate memory array, by encoding data read from each memory element of the array, detecting an error in the encoded data from one memory element, and correcting the error by changing X bits of the encoded data (preferably X=1), and a multistate memory system for performing the method. Preferably the system is a circuit in which each memory element is a flash memory cell. The invention enables implementation of error detection and correction while requiring storage of fewer ECC check bits (with the data of interest) than the number of ECC check bits that would need to be stored in accordance with the prior art. In accordance with the invention, a data bit is read from each memory cell by asserting a signal having a signal value in a value range, where the value range is a member of a sequence of non-overlapping value subranges L.sub.i H.sub.i, where N is the number of states of each memory element, and N is equal to at least 3, and the value subranges are determined by values L.sub.i and H.sub.i satisfying L.sub.1 <H.sub.1 <L.sub.2 <H.sub.2 < . . . <L.sub.N <H.sub.N. Each value subrange L.sub.i H.sub.i includes values x.sub.i, where L.sub.i <x.sub.i <H.sub.i. For each bit (identified by subrange L.sub.i H.sub.i) read from a memory cell, an encoded data signal E.sub.i is generated. Each encoded signal E.sub.i is indicative of an ordered set of bits (preferably binary bits). Encoded signal E.sub.m is not identical to encoded signal E.sub.n where "m" and "n" are different integers in the range from 1 through N. For each pair of encoded signals E.sub.j-1 and E.sub.j (where j is an integer in the range from 2 to N) indicative respectively of first and second ordered sets of bits, the second ordered set is generated by changing X bits (preferably, X=1) of the first ordered set.
REFERENCES:
patent: 4701884 (1987-10-01), Aoki et al.
patent: 5043940 (1991-08-01), Harari
patent: 5233610 (1993-08-01), Nakayama et al.
patent: 5394362 (1995-02-01), Banks
patent: 5450354 (1995-09-01), Sawada et al.
patent: 5450363 (1995-09-01), Christopherson et al.
patent: 5475693 (1995-12-01), Christopherson et al.
patent: 5621682 (1997-04-01), Tanzawa et al.
patent: 5729489 (1998-03-01), Fazio et al.
Baker Stephen M.
Micro)n Technology, Inc.
LandOfFree
Method and apparatus for performing error correction on data rea does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method and apparatus for performing error correction on data rea, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method and apparatus for performing error correction on data rea will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-1455639