Miscellaneous active electrical nonlinear devices – circuits – and – Signal converting – shaping – or generating – Rectangular or pulse waveform width control
Patent
1997-01-27
1999-01-26
Cunningham, Terry
Miscellaneous active electrical nonlinear devices, circuits, and
Signal converting, shaping, or generating
Rectangular or pulse waveform width control
327173, 327174, 327198, 327227, 327230, H03K 3017
Patent
active
058642510
ABSTRACT:
A self-resetting logic stage provides for a relatively faster propagation of pulse signals and for relatively less power consumption. For a self-resetting logic stage in a digital logic path of successive logic stages, a forward path creates the forward edge for an output pulse signal and a reset path creates a reset or trailing edge for the output pulse signal. The propagation delay for the reset path may be increased for successive stages in the logic path to minimize or avoid overlap current. As the increased propagation delay increases the width of a pulse signal as the pulse signal propagates from stage to stage, logic stages in the logic path may be configured to reduce the width of the pulse signal, for example when the pulse signal approaches a width that may limit the cycle time for the logic path. Logic stages in the logic path may also be configured to provide for relatively quicker reset recovery to minimize any increase in cycle time.
REFERENCES:
patent: 4767947 (1988-08-01), Shah
patent: 4845385 (1989-07-01), Ruth, Jr.
patent: 4985643 (1991-01-01), Proebsting
patent: 5039875 (1991-08-01), Chang
patent: 5151614 (1992-09-01), Yamazaki et al.
patent: 5163168 (1992-11-01), Hirano et al.
patent: 5172012 (1992-12-01), Ueda
patent: 5177375 (1993-01-01), Ogawa et al.
patent: 5218237 (1993-06-01), Mao
patent: 5321317 (1994-06-01), Pascucci et al.
patent: 5396110 (1995-03-01), Houston
Bonges, H.A., III, et al., "A 576K 3.5-ns Access BiCMOS ECL Static Ram with Array Built-in Self-Test,"IEEE Journal of Solid-State Circuits, vol. 27, No. 4, pp. 649-656 (Apr. 1992).
Chappell, T.I., et al., "A 2-ns Cycle, 3.8-ns Access 512 kb CMOS ECL SRAM with a Fully Pipelined Architecture,"IEEE Journal of Solid-State Circuits, vol. 26, No. 11, pp. 1577-1585 (Nov. 1991).
Childs, L.F., et al., "An 18ns 4K.times.4 CMOS SRAM,"IEEE Journal of Solid-State Circuits, vol. SC-19, No. 5, pp. 545-551 (Oct. 1984).
Wendell, D., et al., "A 3.5ns, 2K.times.9 Self Timed SRAM," 1990 Symposium on VLSI Circuits, pp. 49-50 (1990).
Bloker Raymond E.
Gibbs Gary A.
Pancholy Ashish
Cunningham Terry
Cypress Semiconductor Corporation
LandOfFree
Method and apparatus for self-resetting logic circuitry does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method and apparatus for self-resetting logic circuitry, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method and apparatus for self-resetting logic circuitry will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-1453010