Methods and means for reducing bit error rates in reading self-c

Registers – Records – Particular code pattern

Patent

Rate now

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Details

235487, G06K 1906

Patent

active

052218333

ABSTRACT:
The glyphs of a self-clocking glyph code for encoding n-bit long multi-bit digital values are preordered in a cyclical sequence, based on their analytically or empirically determined probabilities of being confused with each other, such that each glyph is adjacent in that sequence to the two glyphs with which it is more likely to be confused during decoding. Binary encoding values then are assigned to these ordered glyphs in accordance with an n-bit long Gray code sequence, so that the value assigned to any given glyph differs in just one bit position from the values assigned to the glyphs with which it is most likely to be confused.

REFERENCES:
patent: 5128525 (1992-07-01), Stearns et al.

LandOfFree

Say what you really think

Search LandOfFree.com for the USA inventors and patents. Rate them and share your experience with other people.

Rating

Methods and means for reducing bit error rates in reading self-c does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Methods and means for reducing bit error rates in reading self-c, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Methods and means for reducing bit error rates in reading self-c will most certainly appreciate the feedback.

Rate now

     

Profile ID: LFUS-PAI-O-1442860

  Search
All data on this website is collected from public sources. Our data reflects the most accurate information available at the time of publication.