Boots – shoes – and leggings
Patent
1983-07-18
1985-09-10
Springborn, Harvey E.
Boots, shoes, and leggings
G06F 704, G06F 1300
Patent
active
045410712
ABSTRACT:
A gate assembly is simulated as logic groups, which are successively checked in steps for input signals of the respective logic groups to provide output signals thereof. A decode memory (24) is preliminarily loaded with decoding patterns. A pair of decoding patterns define a pair of variable sets which are preliminarily decided for each gate as regards a logic signal pair of each logic group input signal. In a gate memory unit (25), the variable pair is subjected to a logic operation decided for the gate to provide a logic signal of the logic group output signal. At first, a register set (15) is loaded with an input signal of the assembly. Later, the register set is loaded with the output signal of each logic group, which output signal is used in a next succeeding step as the input signal of another logic group. Preferably, each logic group input signal is given by eight logic signals. In this event, each logic signal may be given as a permutation of logic one and/or zero states, sixteen in number.
REFERENCES:
patent: 3983541 (1976-09-01), Faber et al.
patent: 4001787 (1977-01-01), Kimmel et al.
patent: 4011547 (1977-03-01), Kimmel et al.
patent: 4472780 (1984-09-01), Chenoweth et al.
NEC Corporation
Springborn Harvey E.
LandOfFree
Dynamic gate array whereby an assembly of gates is simulated by does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Dynamic gate array whereby an assembly of gates is simulated by , we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Dynamic gate array whereby an assembly of gates is simulated by will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-1432375