Signed digit adder circuit

Details Signed digit adder circuit Signed digit adder circuit

1989-07-27

1990-12-18

Harkcom, Gary V.

Boots, shoes, and leggings

G06F 750

Patent

active

049791400

ABSTRACT:
A signed digit adder (10) includes a plurality of cells (12) which input signals X.sub.s, X.sub.m, Y.sub.s, Y.sub.m, R.sub.-1 and U.sub.-1, where X.sub.s and X.sub.m are the sign and magnitude bits of one digit of a signed bit representation. Similarly, Y.sub.s and Y.sub.m are the sign and magnitude bits of the second operand. R.sub.-1 and U.sub.-1 are signals received from the preceding cell (12). Each cell outputs R and U bits, and the sum bits Z.sub.s and Z.sub.m. Each cell (12) comprises function blocks (14-26) which determine the outputs from the given inputs. Function block (14) determines the output R as NOT (X.sub.s +Y.sub.s). Function block (20) determines the output U=E.NOT (R.sub.-1)+NOT (E) . NOT (Q) where Q=(NOT (X.sub.s))+NOT (Y.sub.s).X.sub.m. The determination of Q is performed in function block (16). Function block ( 24) determines the output Z.sub.s =U.sub.-1.T and function block (26) determines the output Zm=U.sub.-1 XOR(NOT(T)). T is determined in function block (22)=E XOR (NOT (R.sub.-1)). E is determined in function block (18) as X.sub.m XOR Y.sub.m. Function blocks (14-26) are optimized for speed relative to the temporal validity of the inputs.

REFERENCES:
patent: 3462589 (1969-08-01), Robertson
Metropolis et al., "Significant Digit Computer Arithmetic", IRE Trans. on Electronic Computer, Dec. 1958, pp. 266-267.
Auizienis, "Signed-Digit Number Representations for Fast Parallel Arithmetic", IRE Trans. on Electronic Computer, Sep. 1969, pp. 389-400.
Avizienis, "Binary-Compatible Signed-Digit Arithmetic", Proc. Fall Joint Computer Conference, 1964, pp. 663-672.
Atkins, "Design of the Arithmetic Unit of ILLIAC III: Use of Redundancy and Higher Radix Method", IEEE Trans. on Computer, C-19, No. 8, Aug. 1970, pp. 720-733.
Harata et al., "High Speed Multiplier Using a Redundant Binary Adder Tree", in Proc. IEEE ICCD'84, Oct. 1984, pp. 165-170.
Tung, "Division Algorithm for Signed-Digit Arithmetic", IEEE Trans. on Computers, Sep. 1968, pp. 887-889.

Affiliated with

Also associated with

Rating

Signed digit adder circuit does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Signed digit adder circuit, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Signed digit adder circuit will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-1430094