Switched substrate bias for MOS DRAM circuits

Details Switched substrate bias for MOS DRAM circuits Switched substrate bias for MOS DRAM circuits

1997-10-24

1998-12-29

Tokar, Michael J.

Miscellaneous active electrical nonlinear devices, circuits, and

Specific identifiable device, circuit, or system

With specific source of supply or bias voltage

326 33, G05F 316, H03K 1716

Patent

active

058545611

ABSTRACT:
A semiconductor circuit or a MOS-DRAM wherein converting means is provided that converts substrate potential or body bias potential between two values for MOS-FETs in a logic circuit, memory cells, and operating circuit of the MOS-DRAM, thereby raising the threshold voltage of the MOS-FETs when in the standby state and lowering it when in active state. The converting means includes a level shift circuit and a switch circuit. The substrate potential or body bias potential is controlled only of the MOS-FETs which are nonconducting in the standby state; this configuration achieves a reduction in power consumption associated with the potential switching. Furthermore, in a structure where MOS-FETs of the same conductivity type are formed adjacent to each other, MOS-FETs of SOI structure are preferable for better results.

REFERENCES:
patent: 5045717 (1991-09-01), Moen, Jr. et al.
patent: 5148393 (1992-09-01), Furuyama et al.
patent: 5179535 (1993-01-01), Nakayama
patent: 5280455 (1994-01-01), Kanaishi
patent: 5319604 (1994-06-01), Imondi et al.
patent: 5448198 (1995-09-01), Toyoshima et al.
patent: 5461338 (1995-10-01), Hirayama et al.
"MT-CMOS: 1V High-Speed CMOS Digital Circuit Technology", by Shin'ichiro Mutoh et al., The Institute of Electronics, Information and Communication Engineers Spring Convention, 1994, C-627, 5-195.
"1V High-Speed Digital Circuit Technology with 0.5.mu.m Multi-Threshold CMOS", by Shin'ichiro Mutoh et al., Proc. IEEE ASIC Conference, 1993, pp. 186-189.
"Subthreshold-Current Reduction Circuits for Multi-Gigabit DRAMs", by Takeshi Sakata et al., Symposium on VLSI Circuit Digest of Technical Papers, pp. 45-46.

Affiliated with

Also associated with

Rating

Switched substrate bias for MOS DRAM circuits does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Switched substrate bias for MOS DRAM circuits, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Switched substrate bias for MOS DRAM circuits will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-1427114