Application generator for use in verifying a hierarchical circui

Details Application generator for use in verifying a hierarchical circui Application generator for use in verifying a hierarchical circui

1993-02-19

1996-03-05

Teska, Kevin J.

Boots, shoes, and leggings

364488, 364490, 364491, G06F 1750

Patent

active

054973341

ABSTRACT:
A computer based system and method is provided for generating a design verification scheme for a hierarchical circuit design. A set of directives received describing design checks to be performed on a hierarchical circuit design. The directives are functionally decomposed into primitive functions required to perform them. A primary iteration level is established for each directive, and a data flow dependency is determined for the directives. Based on the data now dependency, a sequence or operations is organized. The operations are optimized in one or more ways to improve the efficiency of the design verification process. The optimized operations are coded into an application program which executes in a computer processor. The application program accesses the VLSI circuit design under review and performs the directives using the data structures allocated during schema generation.

REFERENCES:
patent: 5050091 (1991-09-01), Rubin
patent: 5241645 (1993-08-01), Cimral et al.
patent: 5262959 (1993-11-01), Chkoreff
patent: 5267175 (1993-11-01), Hooper
patent: 5301270 (1994-04-01), Steinberg et al.
N. Hedenstierna et al., "The Use of Inverse Layout Trees For Hierarchical Design Rule Checking", Design Automation Conference, 1989, Paper 32.2, pp. 508-512.
C. K. Nandy et al., "Linear Time Geometrical Design Rule Checker Based On Quadtree Representation of VLSI Mask Layouts", Computer-Aided Design, vol. 18, No. 7, Sep. 1986, pp. 380-388.
C. Niessen, "Hierarchical Design Methodologies And Tools For VLSI Chips", Proceedings Of The IEEE, vol. 71, No. 1, Jan. 1983, pp. 66-75.
T. Whitney, "A Hierarchical Design-Rule Checking Algorithm", LAMBDA, First Quarter 1981, pp. 40-43.
Bower et al. "A Framework for Industrial Layout Generators," 27th ACM/IEEE Design Automation Conference, 1990, Paper 24.1, pp. 419-424.
Brown et al., "ATE Tools for Electronic System Test," 1988 IEEE Colloq. No. 093: Advances in Systems Engineering Tools, pp. 2/1-2/4.
Hatcher et al., "Efficient Retargetable Compiler Code Generation," 1988 Int'l Conference on Computer Languages, pp. 25-30.
Hedenstierna et al., "The use of inverse layout trees for hierarchical design verification," 1988 Int'l Conference on Computer-Aided Design, pp. 534-537.
Hedenstierna et al., "A Parallel Hierarchical Design Rule Checker," 1992 European Design Automation Conference, pp. 142-146.
Hedenstierna et al., "The Halo Algorithm--An Algorithm for Hierarchical Design of Rule Checking of VLSI Circuits," IEEE Trans. on Computer-Aided Design of ICs and Systems, vol.
Schmitz et al., "PROGEN: A Program Generator to Generate Conversion Programs for Test Patterns," 1992 Instrumentation and Measurement Technology Conference, pp. 165-168.

Affiliated with

Also associated with

Rating

Application generator for use in verifying a hierarchical circui does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Application generator for use in verifying a hierarchical circui, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Application generator for use in verifying a hierarchical circui will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-1416889