Method of manufacturing low leakage and long retention time DRAM

Details Method of manufacturing low leakage and long retention time DRAM Method of manufacturing low leakage and long retention time DRAM

1993-04-14

1995-03-07

Chaudhuri, Olik

Fishing, trapping, and vermin destroying

437 60, 437919, H01L 2170, H01L 2700

Patent

active

053957849

ABSTRACT:
A method for making a DRAM MOSFET integrated circuit and resulting device having low leakage and long retention time in a semiconductor wafer is described. A pattern of gate dielectric and gate electrode structures is provided over the semiconductor wafer having a first conductivity imparting dopant in the cell array region and the peripheral circuits region of the integrated circuit. The pattern of gate dielectric and gate electrode structures as a mask for ion implantation to form lightly doped regions of a second and opposite conductivity imparting dopant in the semiconductor wafer wherein certain of the lightly doped regions within the cell array region are to be bit line regions and capacitor node regions. A capacitor is formed within the cell array region. An interlevel dielectric insulating layer is formed over the surface of the structure. A highly doped bit line contact is formed to the bit line regions. The structure is heated to anneal out the ion implantation damage in the lightly doped regions caused by the ion implantation into the lightly doped regions and to cause outdiffusion from the doped bit line contact layer to form a highly doped bit line contact within certain of the lightly doped regions wherein the low leakage and long retention time are the resulting circuit characteristics.

REFERENCES:
patent: 4252579 (1981-02-01), Ho et al.
patent: 4679172 (1987-07-01), Kirsch et al.
patent: 4734384 (1988-03-01), Tsuchiya
patent: 4784969 (1988-11-01), Nitayama
patent: 4808548 (1989-02-01), Thomas et al.
patent: 4873205 (1989-10-01), Critchlow et al.
patent: 4977099 (1990-12-01), Kotaki
patent: 5017506 (1991-05-01), Shen et al.
patent: 5071784 (1991-12-01), Takeuchi et al.
patent: 5116776 (1992-05-01), Chan et al.
patent: 5155056 (1992-10-01), Jeong-Gyoo
patent: 5182224 (1993-01-01), Kim et al.
patent: 5227325 (1993-07-01), Gonzalez
patent: 5273928 (1993-12-01), Tani
Wolf et al. Silicon processing for the VLSI GRA vol. 1 pp. 307-308, 1986.

Affiliated with

Also associated with

Rating

Method of manufacturing low leakage and long retention time DRAM does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Method of manufacturing low leakage and long retention time DRAM, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method of manufacturing low leakage and long retention time DRAM will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-1405768