Facsimile and static presentation processing – Facsimile – Specific signal processing circuitry
Patent
1983-11-10
1985-12-03
Martin, John C.
Facsimile and static presentation processing
Facsimile
Specific signal processing circuitry
358155, 358158, 328139, H04N 510
Patent
active
045569053
ABSTRACT:
After an external vertical sync signal is inputted, a divider circuit counts a predetermined number of clock pulses and delivers a vertical sync signal and a control signal allowing the external signal to pass through a gate circuit. The external vertical sync signal passing through the gate circuit resets the counter and a control signal from a detector circuit blocks the gate circuit until the counter delivers the next control signal. The divider circuit delivers a vertical sync pulse with proper timing and resets itself if the external signal is weak or absent.
REFERENCES:
patent: 3708621 (1973-01-01), Yamamoto
patent: 3878336 (1975-04-01), Balaban
patent: 3962540 (1976-06-01), Kokado
patent: 4227214 (1980-10-01), Morito et al.
patent: 4253116 (1981-02-01), Rodgers, III
patent: 4349839 (1982-09-01), McGinn
patent: 4402011 (1983-08-01), Newton
patent: 4491870 (1985-01-01), Aschwanden
Kabushiki Kaisha Suwa Seikosha
Martin John C.
Parker Michael D.
LandOfFree
Vertical synchronizing control circuit does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Vertical synchronizing control circuit, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Vertical synchronizing control circuit will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-1397352