Electricity: measuring and testing – Plural – automatically sequential tests
Patent
1981-10-30
1985-12-03
Strecker, Gerard R.
Electricity: measuring and testing
Plural, automatically sequential tests
371 15, G01R 1512, G01R 3128
Patent
active
045568405
ABSTRACT:
A method for achieving printed circuit (PC) board-level testability through electronic component-level design using available technological methods to effect a state of transparency during test, allowing precise verification and diagnosis on a component-by-component basis. Applicable to a greater variety of electronic products than other test methods, and not appreciably constraining functional design, this approach inherently avoids obstacles which prevent other techniques from fulfilling their objectives. This method is applicable to analog or digital electronic components and circuits and results in the ability to largely combine component level and board level test development efforts, a reduction in the need for exhaustive component testing prior to board assembly, the applicability of a single tester configuration to a number of product types, the ability to substitute a verified component for a suspect one without removal, and the ability to detect marginally operative components which have not yet affected board functionality. This method allows the production and stocking of a single set of compatible electronic components to be used in place of existing electronic components as well as allowing existing electronic designs to be converted to this test method by substituting compatible electronic components for all existing electronic components.
REFERENCES:
patent: 3437843 (1969-04-01), Phillips
patent: 3789205 (1974-01-01), James
patent: 3932770 (1976-01-01), Fantozzi
patent: 3961251 (1976-06-01), Hurley et al.
patent: 3961252 (1976-06-01), Eichelberger
patent: 3961254 (1976-06-01), Cavaliere et al.
patent: 3969670 (1976-07-01), Wu
patent: 4053833 (1977-10-01), Malmberg et al.
patent: 4225957 (1980-09-01), Doty, Jr. et al.
patent: 4244048 (1981-01-01), Tsui
patent: 4298980 (1981-11-01), Hajdu et al.
patent: 4317200 (1982-02-01), Wakatsiki et al.
patent: 4326266 (1982-04-01), Davis et al.
Weiss, L., "Inhibit Circuit", IBM Technical Disclosure Bulletin, vol. 8, No. 8, Jan. 1966, pp. 1154-1155.
Homan, "FET Depletion Load Push-Pull Logical Circuit", 8/1985, IBM Technical Disclosure Bulletin, vol. 18, No. 3, pp. 910-911.
Soychak, "Gated Pulse Generator", 1/1962, IBM Technical Disclosure Bulletin, vol. 4, No. 8, p. 44.
Bohner, et al., "Module-in-Place Testing Isolation Technique Using Shift Registers", IBM Technical Disclosure Bulletin, vol. 23, No. 9, Feb. 1981, pp. 4080-4082.
Jackson, et al., "Module-in-Place Testing Antoguided Probe Isolation and Diagnostic Technique", IBM Technical Disclosure Bulletin, vol. 23, No. 9, 2/81, pp. 4078-4079.
Fanatsu, et al., "Designing Digital Circuits with Easily Testable Consideration", 1978 Semiconductor Test Conference, IEEE, Cherry Hill, N.J., Oct.-Nov. 1978, pp. 98-102.
Honeywell Information Systems Inc.
Linnell William A.
Prasinos Nicholas
Snow Walter E.
Strecker Gerard R.
LandOfFree
Method for testing electronic assemblies does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method for testing electronic assemblies, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method for testing electronic assemblies will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-1396550