Static information storage and retrieval – Floating gate – Multiple values
Patent
1995-04-13
1997-01-14
Nelms, David C.
Static information storage and retrieval
Floating gate
Multiple values
36518518, 36518527, G11C 1602
Patent
active
055946852
ABSTRACT:
Multiple bits of data can be programmed into a single EPROM or FLASH memory cell by applying one of a number of programming voltages to the control gate of a memory cell that forms a punchthrough current during programming. The punchthrough current forms substrate hot electrons which, in addition to the channel hot electrons, accumulate on the floating gate. The charge on the floating gate converges to a stable threshold value which is linearly related to the programming voltage utilized. In addition, by utilizing the substrate hot electrons, a much lower control gate voltage can be utilized during programming.
REFERENCES:
patent: 4181980 (1980-01-01), McCoy
patent: 4279024 (1981-07-01), Schrenk
patent: 4357685 (1982-11-01), Daniele et al.
patent: 4698787 (1987-10-01), Mukherjee et al.
patent: 4821236 (1989-04-01), Hayashi
patent: 5021999 (1991-06-01), Kohda
patent: 5043940 (1991-08-01), Harari
patent: 5187683 (1993-02-01), Gill
patent: 5204835 (1993-04-01), Eitan
patent: 5218569 (1993-06-01), Banks
patent: 5346842 (1994-09-01), Bergemont
patent: 5394362 (1995-02-01), Banks
patent: 5418743 (1995-05-01), Tomioka et al.
T. Blyth et al., "A Non-Volatile Analog Storage Device Using EEPROM Technology", ISSCC91/Session 11/Emerging Circuit Technologies/Paper TP11.7, Feb. 14, 1991 (3 Pages).
M. Horiguchi et al., "An Experimental Large-Capacity Semiconductor File Memory Using 16-Levels/Cell Storage", IEEE Journal of Solid-State Circuits, vol. 23, No. 1, Feb. 1988, pp. 27-33.
C. Bleiker et al. "A Four-State EEPROM Using Floating-Gate Memory Cells", IEEE Journal of Solid-State Circuits, vol. SC-22, No. 3, Jun. 1987, pp. 460-463.
N. Saks et al., "Observation of Hot-Hole Injection of NMOS Transistors Using a Modified Floating-Gate Technique", U.S. Government Publication (5 pages).
K. Oyama et al., "A Novel Erasing Technology for 3.3 V Flash Memory with 64 Mb Capacity and Beyond", 1992 IEEE, IEDM 92, pp. 607-610.
S. Yamada et al., "A Self-Convergence Erasing Scheme for a Simple Stacked Gate Flash EEPROM", 1991 IEEE, IEDM 91, pp. 307-310.
E. Takeda et al., "Device Performance Degradation Due to Hot-Carrier Injection at Energies Below the Si--SiO.sub.2 Energy Barrier", 1983 IEEE, IEDM 83, pp. 396-399.
K. R. Hofmann et al., "Hot-Electron and Hole-Emission Effects in Short n-Channel MOSFET's", IEEE Transactions on Electron Devices, vol. ED-32, No. 3, Mar. 1985, pp. 691-698.
Y. Nissan-Cohen, "A Novel Floating-Gate Method for Measurement of Ultra-Low Hole and Electron Gate Currents in MOS Transistors", IEEE Electron Device Letters, vol. EDL-7, No. 10, Oct. 1986.
R. Bez et al., "A Novel Method for the Experimental Determination of the Coupling Ratios in Submicron EPROM and Flash EEPROM Cells", 1990 IEEE, IEDM 90, pp. 99-102.
IEICE Transactions on Electoronics, vol. 77, No. 4, Apr. 1994, Tokyo JP, pp. 601-606, XP000460064 Kubuta et al: "A Proposal of New Multiple-Valued Mask-ROM-Design" p. 602, col. 1, line 4--p. 603, col. 1, line 30.
Bergemont Albert
Chi Min-hwa
Mai Son
National Semiconductor Corporation
Nelms David C.
LandOfFree
Method for programming a single EPROM or flash memory cell to st does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method for programming a single EPROM or flash memory cell to st, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method for programming a single EPROM or flash memory cell to st will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-1393681