Polysilicon programming memory cell

Details Polysilicon programming memory cell Polysilicon programming memory cell

1996-06-18

1997-01-14

Clawson, Jr., Joseph E.

Static information storage and retrieval

Floating gate

36518505, 36512524, 365104, B11C 1606

Patent

active

055946844

ABSTRACT:
A method for programming a memory cell is disclosed. The state of the memory cell is determined by the presence or absence of a spacer short. A memory cell has a floating gate, a control gate and an insulating layer separating the floating gate and the control gate. Spacers are deposited on the sides of the control gate and the insulating layer. When the cell is selected to be programmed in the "off" or non-conductive state, the spacers are in contact only with the control gate and the insulating layer. When the cell is selected to be programmed in the "on" or conductive state, the spacers are in contact with the control gate, the insulating layer, and the floating gate, thereby creating a spacer short.

REFERENCES:
patent: 5051796 (1991-09-01), Gill
patent: 5110753 (1992-05-01), Gill et al.
patent: 5160986 (1992-11-01), Gellezza
patent: 5241193 (1993-08-01), Pfiester et al.
patent: 5300802 (1994-04-01), Komori et al.
patent: 5304829 (1994-04-01), Mori et al.
patent: 5319593 (1994-06-01), Wolstenholme
patent: 5326999 (1994-07-01), Kim et al.
patent: 5338956 (1994-08-01), Nakamura
patent: 5378909 (1995-01-01), Chang et al.

Affiliated with

Also associated with

Rating

Polysilicon programming memory cell does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Polysilicon programming memory cell, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Polysilicon programming memory cell will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-1393674