Digital phase locked loop stabilization circuitry including a se

Details Digital phase locked loop stabilization circuitry including a se Digital phase locked loop stabilization circuitry including a se

1986-03-28

1987-09-15

Shepperd, John W.

Facsimile and static presentation processing

Static presentation processing

Attribute control

358 23, H04N 945

Patent

active

046943269

ABSTRACT:
A digital television receiver includes a first phase locked loop which develops a sampling clock signal that is locked to the horizontal line synchronizing signals components of a composite video signal. A second digital phase locked loop is clocked by the sampling clock signal and develops a digital signal that is phase locked to the color burst signal. This signal is used as a regenerated color subcarrier signal to synchronously demodulate the chrominance components of the composite video signal into I and Q color difference signals. To compensate for frequency instabilities in the regenerated subcarrier signal caused by frequency instabilities in the line-locked clock signal, a third digital phase locked loop develops an oscillatory signal which is phase locked to a reference signal generated by a crystal controlled oscillator. Control signals from the third phase locked loop are applied to circuitry which develops control signal that is independent of the crystal frequency. This control signal is applied to the second phase locked loop to substantially compensate for frequency instabilities related to the clock signal. Since the control signal applied to the second phase locked loop is independent of the frequency of the control, there is no need for manual adjustment of the crystal oscillator.

REFERENCES:
patent: 3578902 (1971-05-01), Monsay
patent: 4349833 (1982-09-01), Clarke
patent: 4476490 (1984-10-01), Kaneko
patent: 4488170 (1984-12-01), Nillesen
patent: 4500404 (1985-02-01), Machida
patent: 4504799 (1985-03-01), Elmis et al.
patent: 4506175 (1985-03-01), Reitmeier et al.
Gruen, Wolf J. Theory of AFC Synchronization Proceedings of the IRF Aug. 1953, pp. 1043-1048.
"Digital Video Signal Processing", Philips Publication 9398 332 60011, Feb. 1986.

Affiliated with

Also associated with

Rating

Digital phase locked loop stabilization circuitry including a se does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Digital phase locked loop stabilization circuitry including a se, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Digital phase locked loop stabilization circuitry including a se will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-1388978