Merging of logic function circuits to ECL latch or flip-flop cir

Details Merging of logic function circuits to ECL latch or flip-flop cir Merging of logic function circuits to ECL latch or flip-flop cir

1984-07-09

1986-12-09

Miller, Stanley D.

Electrical transmission or interconnection systems

Nonlinear reactor systems

Parametrons

307291, 307467, H03K 19086

Patent

active

046282165

ABSTRACT:
A combination circuit formed of a functional portion circuit coupled to a latch or flip-flop circuit portion which is fabricated as a single gate on an integrated circuit semiconductor chip. The functional circuit portion can be a multiplexer, or other logic functions such as AND, NAND, OR, NOR, XOR, etc. A special buffer circuit is provided which generates a latch enable signal for the latch or a clock signal for the flip-flop in the combination circuit. The latch enable signal or the clock signal for the combination circuit has to override the high level values of the normal second level ECL signals while their low level values can be the same as those of normal second level ECL signals. This combination circuit has the advantage of higher speed, lower power consumption, and reduced component counts which is favorable for integrated circuits.

REFERENCES:
patent: 4258274 (1981-03-01), Nagashima et al.

Affiliated with

Also associated with

Rating

Merging of logic function circuits to ECL latch or flip-flop cir does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Merging of logic function circuits to ECL latch or flip-flop cir, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Merging of logic function circuits to ECL latch or flip-flop cir will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-1386743