Fishing – trapping – and vermin destroying
Patent
1986-04-23
1990-01-02
Hearn, Brian E.
Fishing, trapping, and vermin destroying
437 31, 437 57, 437 34, H01L 21265
Patent
active
048913286
ABSTRACT:
The invention provides a method for manufacturing integrated circuits.
For forming circuits incorporating bipolar transistors by CMOS technology r a low cost price, a succession of steps are carried out using only 9 successive masks so as to obtain more particularly a lateral NPN bipolar transistor in a P caisson on an N substrate. The source and drain contacts are made from metal silicide, as well as the base contact. The emitter and collector contacts are made from polycrystalline silicon covered with silicide. The N transistor is self aligned with a low access resistance and a low junction depth. The ionic source and drain implantation of the TMOSP on the one hand and of the bipolar base on the other is common. In addition, the access resistance to the P type transistor and gate covering over the sources and drains of this transistor are minimized while leaving a great latitude of choice for doping of the base of the bipolar transistor.
REFERENCES:
patent: 4157269 (1979-06-01), Ning et al.
patent: 4259680 (1981-03-01), Lepselter et al.
patent: 4470852 (1984-09-01), Ellsworth
patent: 4593454 (1986-06-01), Baudrant et al.
patent: 4604790 (1986-08-01), Bonn
patent: 4619038 (1986-10-01), Pintchovski
Hearn Brian E.
McAndrews Kevin
Societe Pour l'Etude et la Fabrication de Circuits Integres Spec
LandOfFree
Method of manufacturing field effect transistors and lateral bip does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method of manufacturing field effect transistors and lateral bip, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method of manufacturing field effect transistors and lateral bip will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-1383596