Method for generating hardware description of multiplier and/or

Details Method for generating hardware description of multiplier and/or Method for generating hardware description of multiplier and/or

1994-01-21

1995-12-05

Envall, Jr., Roy N.

Boots, shoes, and leggings

364754, 364758, G06F 700, G06F 1500

Patent

active

054735580

ABSTRACT:
A method for generating a hardware description of a multiplier/multiplier-adder for integrating a signal processing circuit includes the steps of acquiring input parameters such as a word length of multiplier factor, generating a first hardware description of a first add for adding partial products and an inputs addend, determining a redundancy index r by using the input parameters, generating a second hardware description of a second add circuit for performing a carry-add of every r bits of the output of the first add circuit, and replacing useless circuits from the hardware descriptions.

REFERENCES:
patent: 4736335 (1988-04-01), Barkan
patent: 4852037 (1989-07-01), Aoki

Affiliated with

Also associated with

Rating

Method for generating hardware description of multiplier and/or does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Method for generating hardware description of multiplier and/or , we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method for generating hardware description of multiplier and/or will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-1378896