Method and apparatus for handling overflow and underflow in proc

Boots – shoes – and leggings

Patent

Rate now

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Details

36471503, 36474501, G06F 738

Patent

active

058926976

ABSTRACT:
A method for processing floating-point numbers, each floating-point number having at least sign portion, an exponent portion and a mantissa portion, comprising the steps of converting a floating-point number memory register representation to a floating-point register representation; rounding the converted floating-point number; performing an arithmetic computation upon said rounded number resulting in a new floating-point value; and converting the resulting new floating-point register value to a floating-point memory register representation. An apparatus for processing floating-point numbers comprising means for converting a floating-point value from a random access memory register to a floating-point unit register; means for selecting the type of accuracy required of the converted value; means for selecting the type of rounding required of the converted floating-point value; means for performing an arithmetic operation upon at least one converted floating-point value based upon said selected accuracy and rounding; means for chopping the result of the arithmetic operation to fit a mantissa portion of a floating-point value; and means for converting the resulting floating-point value from the floating-point register representation to the random access memory representation.

REFERENCES:
patent: 4305134 (1981-12-01), Joyce et al.
patent: 4617641 (1986-10-01), Hamada
patent: 4758973 (1988-07-01), Ooyama et al.
patent: 4796217 (1989-01-01), Takahashi et al.
patent: 4839846 (1989-06-01), Hirose et al.
patent: 5258943 (1993-11-01), Gamez et al.
patent: 5268855 (1993-12-01), Mason et al.
patent: 5384723 (1995-01-01), Karim et al.
patent: 5424968 (1995-06-01), Okamoto
J. T. Coonen, An implementation Guide to a Proposed Standard for Floating-Point Arithmetic, Computer, Jan. 1980 at 68-79.
W. J. Cody, et al, A Proposed Radix- and Word-length-independent Standard for Floating-point Arithmetic, IEEE Micro, Aug. 1984 at 86-100.
ANSI/IEEE Std 754-1985, IEEE Standard for Binary Floating-Point Arithmetic (1985).
ANSI/IEEE Std 854-1987, IEEE Standard for Radix-Independent Floating-Point Arithmetic (1987).

LandOfFree

Say what you really think

Search LandOfFree.com for the USA inventors and patents. Rate them and share your experience with other people.

Rating

Method and apparatus for handling overflow and underflow in proc does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Method and apparatus for handling overflow and underflow in proc, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method and apparatus for handling overflow and underflow in proc will most certainly appreciate the feedback.

Rate now

     

Profile ID: LFUS-PAI-O-1376981

  Search
All data on this website is collected from public sources. Our data reflects the most accurate information available at the time of publication.