Digital-to-digital conversion using nonuniform sample rates

Details Digital-to-digital conversion using nonuniform sample rates Digital-to-digital conversion using nonuniform sample rates

1997-01-16

1999-04-06

Young, Brian K.

Coded data generation or conversion

Digital code to digital code converters

Data rate conversion

341143, H03M 700

Patent

active

058924680

DESCRIPTION:

BRIEF SUMMARY
BACKGROUND OF THE INVENTION

1. Field of the Invention
The present invention relates generally to the field of methods and circuits for digital-to-digital conversion. More particularly, the present invention relates to a method and circuit for digital-to-digital signal conversion using sigma-delta modulation of the temporal spacing between digital samples.
2. Discussion of the Related Art
Digital-to-digital converter circuits and methods for digital-to-digital conversion are well-known in the art. One example of a conventional digital-to-digital converter is the AD1890/AD1891 asynchronous sample rate converter, manufactured by Analog Devices, Incorporated, One Technology Way, P.O. Box 9106, Norwood, Mass., 02062. Conceptually, these converters interpolate the input data up to a very high equivalent internal sample rate with a time resolution of 300 picoseconds and then decimate the interpolated data down to the desired output sample rate. The equivalent frequency of the oversampled digital data is approximately 3.2768 gigahertz. FIG. 1 is an overall functional block diagram of the AD 1890/1891. As shown in FIG. 1, the input digital data at a data rate Fs1 is interpolated at some ratio by inserting zero valued samples between each of the original input signal samples by the interpolator. The oversampled signal is then fed into a digital FIR low-pass filter to smooth or integrate the sequence. The interpolated and filtered digital data is then passed to a zero-order hold register and then asynchronously resampled by decimating the digital data stream in the decimation block to produce the digital data out at a data rate Fs2.
One of the limitations of conventional digital-to-digital converters is that they only determine the magnitude of the input signal at equally spaced temporal intervals. This is known as uniform sampling. Additionally, in conventional digital-to-digital converters, the sample rate, that is, the rate of the incoming digital data stream cannot be independent of the master clock that is used to clock the digital-to-digital converter. The incoming digital data rate must be some integer division of the master clock of the digital-to-digital converter chip. This means that if the digital-to-digital converter were to receive digital data at two different data rates, that are not necessarily divisible into the master clock (or more generally, digital data at a rate that is not integrally divisible into the master clock), there must be two different frequency master clocks available for clocking the digital-to-digital converter (or more generally, there must be a master clock that has an integer relationship with the data rate of the incoming digital data available to clock the digital-to-digital converter).
Another problem with conventional digital-to-digital converters is that they are typically not designed to be clocked by an externally supplied clock signal. The components of the digital-to-digital converter are typically optimized to operate at the clock frequency determined by the master clock on the digital-to-digital converter chip. This leads to the additional limitation that some digital-to-digital converters cannot lock to and operate at some externally supplied clock signal. Therefore, if there are any changes in the digital data rate, since the incoming digital data stream and the master clock for the digital-to-digital converter are not necessarily related to each other, any temporal changes in the relative frequencies of the incoming digital data rate and the master clock can disrupt the entire digital-to-digital conversion process.
In addition, the number of FIR filter taps and associated coefficients can become so large as to make the filter complicated and difficult to obtain a high throughput when the incoming digital data stream has a fast data rate.
Therefore, an object of the present invention is to provide a method and apparatus for performing digital-to-digital conversion using NONUNIFORM sampling (i.e., variable temporal spacing of the sampling points).
Another object of

REFERENCES:
patent: 4179670 (1979-12-01), Kingsbury
patent: 4281318 (1981-07-01), Candy et al.
patent: 4797845 (1989-01-01), Stikvoort
patent: 4953117 (1990-08-01), Lagadec
patent: 4954824 (1990-09-01), Yamada et al.
patent: 4987373 (1991-01-01), Soo
patent: 4990911 (1991-02-01), Fujita et al.
patent: 5075697 (1991-12-01), Gazsi
patent: 5111417 (1992-05-01), Belloc et al.
patent: 5119093 (1992-06-01), Vogt et al.
patent: 5121065 (1992-06-01), Wagner
patent: 5157395 (1992-10-01), Del Signore et al.
patent: 5204827 (1993-04-01), Fujita et al.
patent: 5227787 (1993-07-01), Kurashina
patent: 5313205 (1994-05-01), Wilson
patent: 5353026 (1994-10-01), Wilson
International Search Report from International Application PCT/US94/10268, filed Sep. 13, 1994.
International Search Report from International Application PCT/US94/10269, filed Sep. 13, 1994.
International Search Report from International Application PCT/US95/03739, filed Mar. 23, 1995.
J. Janssen, et al. A New Principle/IC for Audio Sampling Rate Conversion, presented at the 96th Convention, Feb. 26, 1994-Mar. 1, 1994.
Richard J. Higgins, Digital Signal Processing in VLSI, Prentice Hall, Englewood Cliffs, NJ 07632, 1990, pp. 29-31.
Douglas F. Ellliott, et al. Fast Transforms, Algorithms, Analyses, Applications, 1982, Academic Press, p. 13.
Paul J. Hurst, et al. A Programmable Clock Generator Using Noise Shaping and Its Application in a Switched-Capacitor Filter, Solid State Circuits Research Laboratory, Dept. of Electrical and Computer Engineering, University of California, Davis (two pages), no date of reference available Electronique, No. 24, Jan. 1993, Paris, France, pp. 42-44, Trazequet, H., "Les CAN Delta-Sigma Deviennent Programmables".
Patent Abstracts of Japan, vol. 003, No. 018 (E-091) Feb. 16, 1979 & JP-A-53147409 (Fujitsu Ltd.) Dec. 22, 1978.
IEEE Transactions On Instrumentation And Measurement, vol. 41, No. 6, 1 Dec. 1992, pp. 868-873, Park S. "Multistage Decimation Filter Design Technique For High-Resolution Sigma-Delta A/D Converters".
IEEE Transactions On Signal Processing, vol. 41, No. 1, 1 Jan. 1993, pp. 131-146, Sathe V. P. et al. "Effects Of Multirate Systems On the Statistical Properties Of Random Signals".

Affiliated with

Also associated with

Rating

Digital-to-digital conversion using nonuniform sample rates does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Digital-to-digital conversion using nonuniform sample rates, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Digital-to-digital conversion using nonuniform sample rates will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-1375185