System for designing a placement of a placement element

Details System for designing a placement of a placement element System for designing a placement of a placement element

1992-10-15

1995-12-12

Trans, Vincent N.

Boots, shoes, and leggings

364490, 364489, 364488, G06F 1570

Patent

active

054756081

ABSTRACT:
A system for designing a placement of a placement element comprises a placement element storage unit for storing placement element data on placement elements, a placement set unit for setting a placement of the placement element and a placement output unit for outputting the result of setting the placement. The placement set unit comprises a unit area data storage unit, a plurality of intra-virtual-placement-area placement element position storage units, a pointer storage unit and a placement control unit. A unit area data storage unit stores unit area data on unit areas each for placing a placement element. An intra-virtual-placement-area placement element position storage unit stores placement element data on placement elements in virtual placement areas. A pointer storage unit specifies placement element data stored in the intra-virtual-placement-area placement element position storage unit to which the unit areas split from the placement area correspond. A placement control unit sets the placement of placement elements in the placement area such that the placement elements whose placement element data are stored in the virtual placement areas are placed in respective unit areas stored in the unit area data storage unit.

REFERENCES:
patent: 3654615 (1972-04-01), Freitag
patent: 4630219 (1986-12-01), DiGiacomo et al.
patent: 4700316 (1987-10-01), Nair
patent: 4700317 (1987-10-01), Watanabe et al.
patent: 4918614 (1990-04-01), Modarres et al.
patent: 5187668 (1993-02-01), Okude et al.
patent: 5208759 (1993-05-01), Wong
"A Procedure for Placement of Standard-Cell VLSI Circuits" by Dunlop et al., IEEE Trans. on Computer-Aided Design, vol. CAD-4, No. 1, Jan. 1985, pp. 92-98.
"Automatic Placement-A Review of Current Techniques" by Preas et al., IEEE 23rd Design Automation Conference, Jun. 29-Jul. 2, 1986, pp. 622-629.
"Partitioning and Placement TEchnique for CMOS Gate Arrays" by Odawara et al., IEEE Trans. C.A.D., vol. CAD-6, No. 3, May 1987, pp. 355-363.
IEEE Transactions on Computer Aided Design of Integrated Circuits and Systems, vol. 9, No. 1, Jan. 1990, New York, "Smals: A Novel Database for Two-Dimensional Object Location", Sherer et al., pp. 57-65.
Software Engineering Journal, vol. 5, No. 6, Nov. 1990, London, GB, "Data Structures for Physical Representation of VLSI", Facanha, pp. 339-349.

Affiliated with

Also associated with

Rating

System for designing a placement of a placement element does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with System for designing a placement of a placement element, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and System for designing a placement of a placement element will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-1365377