Boots – shoes – and leggings
Patent
1987-04-23
1989-08-01
Williams, Jr., Archie E.
Boots, shoes, and leggings
G06F 1314, G06F 1320, G06F 314
Patent
active
048538477
ABSTRACT:
A slave processor adapted to execute a read/write operation in response to a read/write request signal from a master processor, comprises a first circuit for performing a write operation during a predetermined period of time from the moment a first write request signal is made inactive from an active condition. An second circuit is provided for generating, when another access request signal such as a second write request signal or a read request signal is made active during the above predetermined period of time, an active wait signal requiring the master processor to maintain the second access request signal in an active condition. The second circuit also operates to delay an operation indicated by the second access request signal.
REFERENCES:
patent: 3993981 (1976-11-01), Cassarino, Jr. et al.
patent: 4041473 (1977-08-01), Bardotti et al.
patent: 4245301 (1981-01-01), Rokutanda et al.
patent: 4488229 (1984-12-01), Harrison
patent: 4494186 (1985-01-01), Goss et al.
patent: 4495571 (1985-01-01), Staplin, Jr. et al.
patent: 4547849 (1985-10-01), Louie et al.
patent: 4559595 (1985-12-01), Boudreau et al.
patent: 4587609 (1986-05-01), Boudreau et al.
NEC Corporation
Phung Danh
Williams Jr. Archie E.
LandOfFree
Data processor with wait control allowing high speed access does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Data processor with wait control allowing high speed access, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Data processor with wait control allowing high speed access will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-136352