Polygon span interpolator with main memory Z buffer

Details Polygon span interpolator with main memory Z buffer Polygon span interpolator with main memory Z buffer

1991-07-11

1996-02-20

Bayerl, Raymond J.

395162, 395164, 395122, G06F 1516

Patent

active

054936446

ABSTRACT:
A scan converter incorporating a polygon span interpolator with main memory Z buffering. The span interpolator is initiated by instructions from a central processing unit (CPU), and when initiated, the span interpolator inerpolates input color and Z values in parallel. The span interpolator has its own state machine and can, once initiated, operate independent of the clock states of the CPU so that the CPU may process other data. Also, rather than using a dedicated memory as the Z buffer, the Z buffer shares main memory with the CPU. This allows the CPU to send pretranslated initial Z buffer addresses to the span interpolator when the span interpolator is initiated. Subsequent Z buffer addresses and color data addresses may be calculated in parallel with the input color and Z interpolations. Also, since the successive main memory and graphics addresses are known by the software, the memory controller of the invention allows data to be moved directly from main memory to the graphics address without CPU intervention and without having to pass the data through the data caches of the CPU. This greatly improves data transfer efficiencies since the cache penalties present in prior art software scan converters are not present.

REFERENCES:
patent: 4967392 (1990-10-01), Werner et al.
patent: 5046023 (1991-09-01), Katsura et al.
IEEE Computer Graphics & Applications, "Superworkstation, The Silicon Graphics 4D/240 TX Superworkstation", by Kurt Akeley, Jul. 1989, pp. 71-83.
Akeley et al., "High-Performance Polygon Rendering", Computer Graphics, vol. 22, No. 4, Aug. 1988, pp. 239-246.
Apgar et al., "A Display System for the Stellar.TM. Graphic Supercomputer Model GS1000.TM.", Computer Graphics, vol. 22, No. 4, Aug. 1988, pp. 255-262.
A. C. Barkans, "High Speed High Quality Antialiased Vector Generation", Computer Graphics, vol. 24, No. 4, Aug. 1990, pp. 319-326.
Deering et al., "The Triangle Processor and Normal Vector Shader: A VLSI System For High Performance Graphics", Computer Graphics, vol. 22, No. 4, Aug. 1988, pp. 21-30.
Swanson et al., "A Fast Shaded-Polygon Renderer", Computer Graphics, vol. 20, No. 4, Aug. 1986, pp. 95-101.
Torborg, "A Parallel Processor Architecture for Graphics Arithmetic Operations", Computer Graphics, vol. 21, No. 4, Jul. 1987, pp. 197-204.
Intel i860 Programmers Reference Manual, pp. 6-22-6-31.
D. Kirk et al., "The Rendering Architecture of the DN10000VS", Apollo Systems Division of Hewlett-Packard, Chelmsford, MA, pp. 1-9.
R. Horning et al., "System Design for a Low Cost PA-RISC Desktop Workstation", Hewlett-Packard Company, Fort Collins, CO, pp. 1-6. IEEE Comput. Soc. Press, Feb. 25-Mar. 1, 1991.

Affiliated with

Also associated with

Rating

Polygon span interpolator with main memory Z buffer does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Polygon span interpolator with main memory Z buffer, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Polygon span interpolator with main memory Z buffer will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-1362492