Method of making extended polysilicon self-aligned gate overlapp

Details Method of making extended polysilicon self-aligned gate overlapp Method of making extended polysilicon self-aligned gate overlapp

1991-11-18

1993-03-23

Thomas, Tom

Fishing, trapping, and vermin destroying

437 41, 437 44, 437162, 437233, 437933, H01L 2170

Patent

active

051963574

ABSTRACT:
For a structure with an overlapping gate region, a first insulator layer is placed on a substrate. A source/drain polysilicon layer is placed on the insulator layer. The source/drain polysilicon layer is doped with atoms of a first conductivity type. A second insulator layer is placed on the source/drain polysilicon layer. A gap is etched in the second insulator layer and the source/drain polysilicon layer to expose a portion of the first insulator layer. The exposed portion of the first insulator layer and an additional amount of the first insulator layer under the second insulator is etched so as to enlarge the gap and to undercut a portion of the source/drain polysilicon layer. Two polysilicon filler regions are formed which fill a portion of the gap including the undercut area under the source/drain polysilicon layer. A gate polysilicon region is formed in the gap and extends over the source/drain polysilicon layer. The gate polysilicon region is separated from the source/drain polysilicon layer and the polysilicon filler regions by a dielectric region. Source/drain regions are formed by atoms in the source/drain polysilicon layer diffusing through the polysilicon filler regions into the substrate.

REFERENCES:
patent: 4041518 (1977-08-01), Shiamizu et al.
patent: 4414737 (1983-11-01), Menjo et al.
patent: 4419810 (1983-12-01), Riseman
patent: 4471522 (1984-09-01), Jambotkar
patent: 4753709 (1988-06-01), Welch et al.
patent: 4845046 (1989-09-01), Shimbo
patent: 4939154 (1990-07-01), Shimbo
patent: 5008209 (1991-04-01), Appels et al.
J. E. Moon, et al., "A New LDD Structure: Total Overlap with Polysilicon Spacer (TOPS)", IEEE Electronic Device Letters, May 1990, pp. 221-223.
T. Y. Huang: "A novel SubMicron LDD Transistor with Inverse-T Gate Structure", IEDM, 1986, pp. 742-745.
R. Izawa, et al., "The Impact of Gate-Drain Overlapped LDD (GOLD) For Deep SubMicron VLSIs", IEDM 1987, pp. 38-41.

Affiliated with

Also associated with

Rating

Method of making extended polysilicon self-aligned gate overlapp does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Method of making extended polysilicon self-aligned gate overlapp, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method of making extended polysilicon self-aligned gate overlapp will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-1351211