Fishing – trapping – and vermin destroying
Patent
1992-05-18
1993-05-11
Hearn, Brian E.
Fishing, trapping, and vermin destroying
437 51, 437181, 148DIG43, H01L 21265
Patent
active
052100456
ABSTRACT:
A dual dielectric structure is employed in the fabrication of thin film field effect transistors in a matrix addressed liquid display to provide improved transistor device characteristics and also to provide both electrical and chemical isolation for material employed in the gate metallization layer. In particular, the use of a layer of silicon oxide over the gate metallization layer is not only consistent with providing the desired electrical and chemical isolation, but also with providing redundant gate metallization material to be employed beneath source or data lines for electrical circuit redundancy. Gate line redundancy is also possible. The electrical and chemical isolation provided by the dual dielectric layer reduces the possibilities of short circuits occurring in the display. The absence of short circuits together with the improved redundancy characteristics significantly increase manufacturing yield. As display sizes increase, the yield problem becomes more and more significant, generally growing as the square of the diagonal measurement of the screen. The structure in the present invention also significantly reduces gate leakage current. In the process and structure of the present invention, gate electrode material is separated from semiconductor material by the aforementioned dual dielectric, typically comprising layers of silicon oxide disposed beneath a layer of silicon nitride which is, in turn, disposed beneath the active amorphous silicon semiconductor material.
REFERENCES:
patent: 4517733 (1985-05-01), Hamano
patent: 4601097 (1986-07-01), Shimbo
patent: 4624737 (1986-11-01), Shimbo
patent: 4643530 (1987-02-01), Yamazaki
patent: 4646424 (1987-03-01), Parks et al.
patent: 4667217 (1987-05-01), Janning
patent: 4958205 (1990-09-01), Takeda et al.
A 220.times.240 Pixel a-Si TFT Matrix Transmission LCD Suzuki et al; Proceedings of the SID, vol. 25/1, 1984 pp. 11-16.
"Silicon TFTs for Flat Panel Displays", by F. Morin and M. LeContellec, Hewlett Packaard Journal (date unknown).
"Amorphous-Silicon Thin-Film Metal-Oxide-Semiconductor Transistors", by Hiroshi Havama and Masakiyo Matsumura, Appliced Physics Letters, vol. 36, No. 9 (May 1980).
"Amorphous Silicon-Silicon Nitride Thin Film Transistors" by M. J. Powell et al., Applied Physics Letters, vol. 38, No. 10 (May 1981).
"Application of Amorphous Silicon Field Effect Transistors in Addressable Liquid Crystal Display Panels" by A J Snell et al., Applied Physics, vol. 24, pp. 357-362 (1981).
"TFT-Addressed Liquid Crystal Color Display" by M. Sugata et al. (Oct. 1983), Proceedings of the Third International Display Research Conference, Paper No. 53.
"Amorphous-Silicon TFT Array for LCD Addressing" by M. V. C. Stroomer, Electronic Letters, vol. 18, No. 20 (1982).
"High Resolution Transparent-Type a-Si TFT LCDs" by K. Suzuki et al., SID Digest, (1983).
"Promise and Challenge of Thin-Film Silicon Approaches to Active Matrices" by A. I. Lakatos, 1982 International Display Research Conference, IEEE, pp. 146-151.
"Application of Amorphous Silicon Field Effect Transistors in Integrated Circuits" by A. J. Snell et al., Applied Physics, vol. A26, pp. 83-86, 1981.
Kingsley Jack D.
Parks Harold G.
Possin George E.
General Electric Company
Hearn Brian E.
Ingraham Donald S.
Snyder Marvin
Trinh Michael
LandOfFree
Dual dielectric field effect transistors for protected gate stru does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Dual dielectric field effect transistors for protected gate stru, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Dual dielectric field effect transistors for protected gate stru will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-1349803