Metal working – Method of mechanical manufacture – Assembling or joining
Patent
1985-05-08
1987-03-24
Saba, William G.
Metal working
Method of mechanical manufacture
Assembling or joining
29576B, 29576E, 29576W, 148 15, 148175, 148187, 148DIG26, 148DIG88, 148DIG111, 156612, 357 22, 357 49, H01L 2120, H01L 2176
Patent
active
046514074
ABSTRACT:
Junction field effect transistor and method of fabrication. An epitaxial layer of high resistivity N-type silicon is grown on a substrate of low resistivity silicon. A layer of silicon dioxide is grown on the surface of the epitaxial layer and selectively removed to expose silicon in a pattern of a plurality of parallel surface areas with parallel strips of silicon dioxide in between. A second epitaxial layer is deposited over the exposed surface areas and the strips of silicon dioxide. Barriers of silicon dioxide are formed in the second epitaxial layer extending from the surface to adjacent to but spaced from the edges of the buried strips. P-type conductivity imparting material is implanted and then diffused into the zones of the second epitaxial layer defined by adjacent barriers and overlying the buried strips to form gate regions. Each gate region has portions extending laterally between the adjacent barriers and the underlying strip to form a gate junction between each portion and the N-type silicon of the second epitaxial layer. N-type conductivity imparting material is ion implanted into the intervening zones to form source regions. Metal contacts are applied to the gate regions, the source regions, and the substrate.
REFERENCES:
patent: 3977017 (1976-08-01), Ishitani
patent: 4036672 (1977-07-01), Kobayashi
patent: 4115793 (1978-09-01), Nishizawa
patent: 4124933 (1978-11-01), Nicholas
patent: 4326209 (1982-04-01), Nishizawa et al.
patent: 4378629 (1983-04-01), Bozler et al.
patent: 4499657 (1985-02-01), Ooga et al.
patent: 4522661 (1985-06-01), Morrison et al.
GTE Laboratories Incorporated
Keay David M.
Saba William G.
LandOfFree
Method of fabricating a junction field effect transistor utilizi does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method of fabricating a junction field effect transistor utilizi, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method of fabricating a junction field effect transistor utilizi will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-1345663