RISC86 instruction set

Details RISC86 instruction set RISC86 instruction set

1996-05-16

1999-07-20

Shah, Alpesh M.

39520033, G06F 1576

Patent

active

059266422

ABSTRACT:
An internal RISC-type instruction structure furnishes a fixed bit-length template including a plurality of defined bit fields for a plurality of operation (Op) formats. One format includes an instruction-type bit field, two source-operand bit fields and one destination-operand bit field for designating a register-to-register operation. Another format is a load-store format that includes an instruction-type bit field, an identifier of a source or destination register for the respective load or store operation, and bit fields for specifying the segment, base and index parameters of an address.

REFERENCES:
patent: 4641262 (1987-02-01), Bryan et al.
patent: 4868765 (1989-09-01), Diefendorff
patent: 4932048 (1990-06-01), Kenmochi et al.
patent: 4941089 (1990-07-01), Fischer
patent: 5018146 (1991-05-01), Sexton
patent: 5101341 (1992-03-01), Circello et al.
patent: 5131086 (1992-07-01), Circello et al.
patent: 5155843 (1992-10-01), Stamm et al.
patent: 5185868 (1993-02-01), Tran
patent: 5201056 (1993-04-01), Daniel et al.
patent: 5222244 (1993-06-01), Carbine et al.
patent: 5233694 (1993-08-01), Hotta et al.
patent: 5233696 (1993-08-01), Suzuki
patent: 5287490 (1994-02-01), Sites
patent: 5301342 (1994-04-01), Scott
patent: 5333277 (1994-07-01), Searls
patent: 5394524 (1995-02-01), DiNicola et al.
patent: 5412766 (1995-05-01), Pietras et al.
patent: 5438668 (1995-08-01), Coon et al.
patent: 5440619 (1995-08-01), Cann
patent: 5488710 (1996-01-01), Sato et al.
patent: 5495419 (1996-02-01), Rostoker et al.
patent: 5504689 (1996-04-01), Fiebrich et al.
patent: 5513330 (1996-04-01), Stiles
patent: 5568646 (1996-10-01), Jaggar
patent: 5598546 (1997-01-01), Blomgren
patent: 5619665 (1997-04-01), Emma
patent: 5638525 (1997-06-01), Hammond et al.
patent: 5646676 (1997-07-01), Dewkett et al.
patent: 5664215 (1997-09-01), Burgess et al.
patent: 5758114 (1998-05-01), Johnson et al.
patent: 5758141 (1998-05-01), Kahle et al.
Diefendorff, K. et al: "The PowerPC User Instruction Set Architecture", Oct. 1, 1994, pp. 30-41, IEEE Micro, XP000476678.
John Crawford: "Architecture of the Intel 80386", Sep. 6, 1986, pp. 155-160, IEEE Int. Conf. on Computer Design: VLSI in Comnputers, XP000212275.
Steven, G.B., et al.: "Iharp: A Multiple Instruction Issue Processor" pp. 439-449, IEEE Proceedings E. Computers & Digital Techniques, XP000319892.
Steve MacGeady: "Inside Intel's i960CA superscalar processor", Jul., 1990, pp. 385-396, Microprocessors and Microsystems, vol. 14, No. 6 XP000151094.

Affiliated with

Also associated with

Rating

RISC86 instruction set does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with RISC86 instruction set, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and RISC86 instruction set will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-1330371