Semiconductor device manufacturing: process – Formation of electrically isolated lateral semiconductive... – Having substrate registration feature
Patent
1998-07-24
2000-03-28
Chaudhuri, Olik
Semiconductor device manufacturing: process
Formation of electrically isolated lateral semiconductive...
Having substrate registration feature
438424, H01L 2176
Patent
active
060431334
ABSTRACT:
The present invention provides a method of removing an shallow trench isolation (STI) oxide layer 38 from over alignment marks 30. The invention has two major features: (1) A STI photoresist mask 42A that is used to etch Alignment area trenches 34 around alignment marks 30 and to etch STI trenches 35 in device areas 14; and (2) A "reverse tone" STI photoresist mask 42B that is used to remove the isolation oxide 38 from over the alignment marks 30 and from over the active areas 37. The method begins by providing a substrate 10 having a device area 14, an alignment mark trench area 16; and an alignment mark area 18. A polish stop layer 20 22 is formed over the substrate 10. A trench isolation resist layer 42A is used to etch alignment area trenches 34 around the alignment marks 34 and STI trenches 35 in the device areas. A dielectric layer 38 is formed over the substrate. In a key step, the reverse tone trench isolation resist layer 42B is used to etch the first dielectric layer 38 from over the alignment marks 30 and the Active areas 27. Next, the remaining first dielectric layer 38 is chemical-mechanical polished thereby planarizing the first dielectric layer 38.
REFERENCES:
patent: 3783044 (1974-01-01), Cheskis et al.
patent: 5128283 (1992-07-01), Tanaka
patent: 5316966 (1994-05-01), Van Der Plas et al.
patent: 5356513 (1994-10-01), Burke et al.
patent: 5578519 (1996-11-01), Cho
patent: 5627110 (1997-05-01), Lee et al.
patent: 5877562 (1999-03-01), Sur et al.
patent: 5889335 (1999-03-01), Kuroi et al.
patent: 5893744 (1999-04-01), Wang
patent: 5911108 (1999-06-01), Yen
patent: 5946583 (1999-08-01), Wu
patent: 5950093 (1999-09-01), Wei
patent: 5982044 (1999-11-01), Lin et al.
Wolf et al, "Silicon Processing For The VLSI Era-vol. I", Lattice Press, Sunset Beach, CA, 1986, p. 418-423, 477.
Chang Jui-Yu
Chen Ying-Ho
Jang Syun-Ming
Yu Chen-Hua
Ackerman Stephen B.
Chaudhuri Olik
Duy Mai Anh
Saile George O.
Stoffel William J.
LandOfFree
Method of photo alignment for shallow trench isolation chemical- does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method of photo alignment for shallow trench isolation chemical-, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method of photo alignment for shallow trench isolation chemical- will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-1325599