Semiconductor device manufacturing: process – Forming bipolar transistor by formation or alteration of... – Including passive device
Patent
1997-10-23
1999-03-09
Brown, Peter Toby
Semiconductor device manufacturing: process
Forming bipolar transistor by formation or alteration of...
Including passive device
438382, 438414, 438416, 438422, 148DIG136, H01L 218222
Patent
active
058800018
ABSTRACT:
An epitaxial pinched resistor includes a semiconductor substrate of a first conductivity type having a surface on which an epitaxial layer of a second conductivity type grown. An up isolation region of the first conductivity type is diffused from the surface of the semiconductor substrate up into the epitaxial layer. A first down isolation region of the first conductivity type is diffused down into the epitaxial layer and overlapping with the up isolation region. The first down isolation region and the up isolation region isolate a portion of the epitaxial layer to be used to conduct a current. A second down isolation region of the first conductivity type is diffused down into the epitaxial layer between first and second contact surface areas of the epitaxial layer and into the portion of the epitaxial layer used to conduct the current. The second down isolation region is diffused a depth approximately equal to the first down isolation region so as to reduce a conductive cross-sectional area of the epitaxial layer. First and second ohmic contacts of the second conductivity type are diffused into the first and second contact surface areas of the epitaxial layer. The present invention also provides a method of forming an epitaxial pinched resistor.
REFERENCES:
patent: 3730786 (1973-05-01), Ghosh
patent: 3761786 (1973-09-01), Imaizumi et al.
patent: 3766449 (1973-10-01), Bruchez
patent: 3787253 (1974-01-01), Ashar
patent: 3901735 (1975-08-01), Dunkley
patent: 4463370 (1984-07-01), Grenier
patent: 4686557 (1987-08-01), Mahrla
patent: 4780425 (1988-10-01), Tabata
patent: 5273912 (1993-12-01), Hikada
Berger et al., "Masking Process For Base and Isolation Diffusion", IBM Technical Disclosure Bulletin, p. 2531, Jan. 1972.
Grebene, Alan B., Bipolar and MOS Analog Integrated Circuit Design, John Wiley & Sons, 1984, pp. 135-167.
Grebene, Alan B., Bipolar and MOS Analog Integrated Circuit Design, John Wiley & Sons, 1984, pp. 31-38.
Brown Peter Toby
National Semiconductor Corporation
Pham Long
LandOfFree
Method for forming epitaxial pinched resistor having reduced con does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method for forming epitaxial pinched resistor having reduced con, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method for forming epitaxial pinched resistor having reduced con will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-1320365