Fishing – trapping – and vermin destroying
Patent
1995-05-24
1996-09-10
Fourson, George
Fishing, trapping, and vermin destroying
437 30, 437 32, 437 33, 437 69, 437917, 437984, 148DIG10, 257575, H01L 21265
Patent
active
055545432
ABSTRACT:
A process for fabricating a BJT device on a semiconductor substrate is disclosed. The substrate serves as the collector. The process comprises the steps of, first, forming a shielding layer over the designated location over the surface of the substrate for defining the active region. The process further utilizes the shielding layer as the shielding mask for implanting impurities of into the substrate for forming an doped region. Then, a first field oxide layer is formed over the doped region and then removed. Sidewall spacers for the shielding layer are then formed. The process then utilizes the shielding layer and the sidewall spacers as the shielding mask for implanting impurities into portions of the doped region, forming a heavily-doped region, and the remaining portion of the doped region defines the base region. A second field oxide layer is then formed over the heavily-doped region. The sidewall spacers are then removed to form trenches in the places of the sidewall spacers. The process then forms emitter electrodes in the trenches, and then implants impurities into the base region via the emitter electrodes, thereby forming the emitter regions. The fabricated BJT has reduced inherent parasitic capacitance and improved switching speed characteristics.
REFERENCES:
patent: 4521952 (1985-06-01), Riseman
patent: 4916083 (1990-04-01), Monkowski et al.
patent: 4980302 (1990-12-01), Shimizu
patent: 5387553 (1995-02-01), Moksvold et al.
patent: 5455188 (1995-10-01), Yang
patent: 5478760 (1995-12-01), Yang
patent: 5482873 (1996-01-01), Yang
patent: 5489541 (1996-02-01), Yang et al.
Fourson George
Pham Long
United Microelectronics Corporation
LandOfFree
Process for fabricating bipolar junction transistor having reduc does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Process for fabricating bipolar junction transistor having reduc, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Process for fabricating bipolar junction transistor having reduc will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-1320036