Excavating
Patent
1993-07-02
1995-06-13
Gordon, Paul P.
Excavating
371 491, 371 501, G06F 1110
Patent
active
054250382
ABSTRACT:
In accordance with a preferred embodiment of the present invention, a mechanism is provided for converting Type II binary parity check matrices for a large class of codes into a larger parity check matrix which is more suitable for error detection and correction in memory systems which employ multiple bit per chip output architecture. More particularly, the present coding method provides codes which exhibit check bit requirements which are less than those for a Type II code but greater than those for a Type I code. In particular, the codes of the present invention are capable of detecting all combinations of a single symbol error and a single bit error. In addition, the codes for the present invention exhibit all of the correction and detection properties for a Type I code but do not rise to the capabilities or the complexities of Type II codes which are capable of correcting all single symbol errors and detecting all double symbol errors. In particular, the present invention avoids the weakness found a in Type I code which occurs in those situations in which there is a symbol error from a symbol bit group and another error from a different symbol.
REFERENCES:
patent: 4464753 (1984-08-01), Chen
patent: 4754458 (1988-06-01), Dornstetter
patent: 4998253 (1991-03-01), Ohashi et al.
patent: 5148434 (1992-09-01), Richard
Cutter Lawrence D.
Gordon Paul P.
International Business Machines - Corporation
LandOfFree
Error plus single bit error detection does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Error plus single bit error detection, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Error plus single bit error detection will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-1316404