Excavating
Patent
1992-10-28
1995-06-13
Ramirez, Ellis B.
Excavating
371 221, H04B 1700
Patent
active
054250340
ABSTRACT:
A semiconductor integrated logic circuit making it feasible to perform different testing methods including a scan path test method while retaining a minimized number of an excluseive external terminal for testing. A first internal logic circuit comprises first flip-flop circuits which operate either in a logic operation mode or in a shift register operation mode through an operation mode control signal. At least one second flip-flop circuit is connected to the input side of the first internal logic circuit, which does not participate in the logic operation of the first internal logic circuit and can operate as a shift register together with the first flip-flop circuits. A second internal logic circuit receives the control signal and the output signal of the second flip-flop circuit and performs a predetermined logic such as an OR logic between the signals to thereby generate and output a testing control signal.
REFERENCES:
patent: 4780628 (1988-10-01), Illman
patent: 5267247 (1993-11-01), Uehara
patent: 5271019 (1993-12-01), Edwards et al.
patent: 5278842 (1994-01-01), Berry, Jr. et al.
Gutfreund; "Integrating the Approaches to Structured Design for Testability", VLSI Design, Oct. 1983, pp. 34-42.
NEC Corporation
Peeso Thomas
Ramirez Ellis B.
LandOfFree
Semiconductor integrated logic circuit with internal circuit to does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Semiconductor integrated logic circuit with internal circuit to , we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Semiconductor integrated logic circuit with internal circuit to will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-1316349