Circuit for determining the arrival times of control signals sup

Details Circuit for determining the arrival times of control signals sup Circuit for determining the arrival times of control signals sup

1994-08-18

1996-01-09

Kriess, Kevin A.

Boots, shoes, and leggings

364270, 3642703, 3642706, 364DIG1, G06F 114

Patent

active

054836484

ABSTRACT:
A circuit for determining the arrival times of control signals supplied to microprocessors is disclosed which eliminates the error caused by the interrupt delay. Additional counters are employed to eliminate the errors caused by the delay between the receipt of a control signal by a microprocessor and the corresponding output of a read command requesting the momentary reading of a first counter occurs. A second counter is used to eliminate the interrupt delay error by counting clock pulses from the arrival of the control signal until the read command is received. The counter reading from the second counter is subtracted from the first counter to determine the actual arrival time of the control signal.

REFERENCES:
patent: 4161787 (1979-07-01), Groves et al.
patent: 4222103 (1980-09-01), Chamberlin
patent: 5218692 (1993-06-01), Yamada et al.
patent: 5218693 (1993-06-01), Ogita
patent: 5233573 (1993-08-01), Bettelheim et al.
Data Sheet for Intel, 82C54 "CHMOS Programmable Interval Timer", Oct. 1987, pp. 2-46-2-62.

Affiliated with

Also associated with

Rating

Circuit for determining the arrival times of control signals sup does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Circuit for determining the arrival times of control signals sup, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Circuit for determining the arrival times of control signals sup will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-1309254