Method to increase performance in a multi-level cache system by

Boots – shoes – and leggings

Patent

Rate now

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Details

364DIG1, G06F 1208

Patent

active

051558327

ABSTRACT:
A computing system includes a processor, a system memory containing data utilized by the processor and two cache memories. Each cache memory is connected directly to the processor. A first cache memory is connected to the processor. A second cache memory is connected to the processor and to the system memory. The second cache memory contains a subset of data in the system memory. The first cache memory contains a subset of data in the second cache memory. Data integrity in the system memory is maintained using the second cache memory only. During the execution of a first instruction data required for execution of the first instruction might not be available in the first cache memory. The data required for execution of the first instruction is obtained from the second cache memory and written into the first cache memory. If, however, there is an attempt to access from the first cache memory data required for a second instruction, and this attempt to access the first cache memory occurs simultaneously to the time when the data required for execution of the first instruction is being written from the school cache memory to the first cache memory, then a cache miss is forced and the second cache memory is accessed for the data required for execution of the second instruction.

REFERENCES:
patent: 3938097 (1976-02-01), Niguette, III
patent: 4667288 (1987-05-01), Keeley et al.
patent: 4713755 (1987-12-01), Worley, Jr. et al.
patent: 4755930 (1988-07-01), Wilson, Jr. et al.
patent: 4794521 (1988-12-01), Ziegler et al.
patent: 4833599 (1989-05-01), Colwell et al.
patent: 5023776 (1991-06-01), Gregor

LandOfFree

Say what you really think

Search LandOfFree.com for the USA inventors and patents. Rate them and share your experience with other people.

Rating

Method to increase performance in a multi-level cache system by does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Method to increase performance in a multi-level cache system by , we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method to increase performance in a multi-level cache system by will most certainly appreciate the feedback.

Rate now

     

Profile ID: LFUS-PAI-O-1307797

  Search
All data on this website is collected from public sources. Our data reflects the most accurate information available at the time of publication.