Patent
1995-07-21
1998-09-08
Coleman, Eric
39520078, G06F 104
Patent
active
058058710
ABSTRACT:
A master time-base unit generates quadrature-phase sinusoidal system reference signals that are phase-locked to a frequency reference oscillator. Based upon messaging signals received from an external source, each system reference signals is modulated according to direct carrier amplitude modulation, and is distributed to local time-base units via a transmission line. Within each local time-base unit, local reference signals and an offset signal are generated, where the local reference signals are phase-locked to the modulated system reference signals. A local reference signal and the offset signal are mixed to generate a local timing signal via frequency upconversion. A frequency-divided version of the local timing signal is phase-locked to a frequency-divided version of a local reference signal. Reprogrammable frequency dividers in combination with phase-lock facilitate the programmable specification of local timing signal frequencies. Within each local time-base unit, the modulated system reference signals are synchronously demodulated to produce bit sequences. The bit sequences are converted into synchronous messages and/or synchronous data, facilitating system-wide broadcast-type operations characterized by latencies measured in nanoseconds.
REFERENCES:
patent: 3245048 (1966-04-01), Carter et al.
patent: 3358236 (1967-12-01), Weber
patent: 3988696 (1976-10-01), Sharpe
patent: 4322643 (1982-03-01), Preslar
patent: 4771440 (1988-09-01), Fromm
patent: 4817197 (1989-03-01), Shimizu et al.
patent: 4870699 (1989-09-01), Garner et al.
patent: 4884035 (1989-11-01), Cok et al.
patent: 4905305 (1990-02-01), Garner et al.
patent: 4980653 (1990-12-01), Shepherd
patent: 5038117 (1991-08-01), Miller
patent: 5053639 (1991-10-01), Taylor
patent: 5079768 (1992-01-01), Flammer
patent: 5101117 (1992-03-01), Johnson et al.
patent: 5130987 (1992-07-01), Flammer
patent: 5258660 (1993-11-01), Nelson et al.
patent: 5258724 (1993-11-01), Tanis et al.
patent: 5280474 (1994-01-01), Nickolls et al.
patent: 5285116 (1994-02-01), Thaik
patent: 5303412 (1994-04-01), Kushner
patent: 5361277 (1994-11-01), Grover
patent: 5375258 (1994-12-01), Gillig
patent: 5446766 (1995-08-01), Wray
patent: 5450044 (1995-09-01), Hulick
patent: 5461632 (1995-10-01), Lomp
patent: 5466117 (1995-11-01), Resler et al.
patent: 5481573 (1996-01-01), Jacobowitz
patent: 5506878 (1996-04-01), Chiang
patent: 5511173 (1996-04-01), Yamaura et al.
patent: 5524243 (1996-06-01), Gheorghiu
patent: 5550515 (1996-08-01), Liang et al.
patent: 5557783 (1996-09-01), Oktay et al.
patent: 5561792 (1996-10-01), Ganapathy
patent: 5577075 (1996-11-01), Cotton
Koukourlis, C.S., Houlis, P.H. & Sahalos, J.N. "A General Purpose Differential Digital Modulator Implementation Incorporating a Direct Digital Synthesis Method," IEEE Transactions on Braodcasting, vol. 39, No. 4, Dec. 1993, pp. 383-389.
Garodnick, Joseph, Greco, John & Schilling, Donald L. "Response of an All Digital Phase-Locked Loop," IEEE Transactions on Cummunications, vol. com-22, No. 6, Jun. 1974, pp. 751-763.
Gardner, Floyd M. and Heck, John F. "Phaselock Loop Cycle Slipping Caused by Excessive Angle Modulation," IEEE Transactions on Communications, vol. com-26, No. 8, Aug. 1978, pp. 1307-1309.
Baden, C.C.E. "Flexible Digital Modulator Structures Using DDS Techniques," Telecommunications Research Group, at the University of Bradford.
Adler, Robert. "A Study of Locking Phenomena in Oscillators," Proceedings of the IEEE, vol. 61, No. 10, Oct. 1973, pp. 1380-1385.
Yen, Chu-Sun. "Phase-Locked Sampling Instruments," IEEE Transactions on Instrumentation and Measurement, Mar-Jun. 1965, pp. 64-68.
O'Leary, P., Horvat, H. and Maloberti, F. "Direct digital synthesis applied to modulators for data communication," Journal of Semicustom Ics, vol. 8, No. 3, 1991, pp. 32-41.
Bondarev, A.N. "Effect of Digital Frequency Synthesizer Imperfections on Digital Reciever Characteristics," Telecommunications and Radio Engineering, vol. 45, No. 2, Feb. 1990, pp. 76-77.
Bryukhanov, Yu A. "Control of the Duration of the Transients in a Digital Phase Locked Loop System," Telecommunications and Radio Engineering, vol. 47, No. 7, Jul. 1992, pp. 13-16.
Balodis, M. "Laboratory Comparison of TANLOCK* and Phaselock Recievers," Porceedings of the 1964 National Telemetering Conference (Jun. 2-4, 1964, Los Angeles, CA), pp. 1-11.
Gupta, S.C. "Transient Analysis of a Phase-Locked Loop Optimized for a Frequency Ramp Input," IEEE Transations on Space Electronics and Telemetry, Jun. 1964, pp. 79-84.
Acampora, A. and Newton, A. "Use of Phase Subtraction to Extend the Range of a Phase-Locked Demodulator," RCA Review, Dec. 1966, pp. 577-599.
Viterbi, A.J. "Acquisition and Tracking Behavior of Phase-Locked Loops," National Aeronaultics and Space Administration Contract No. NASw-6, (External Publication No. 673) Jul. 14, 1959.
Seki, Kazuhiko, Sakata, Tetsu and Kato, Shuzo. "A Digitalized Quadrature Modulator for Fast Frequency Hopping," IEICE Trans. Commun., vol. E77-B, No. 5, May 1994, pp. 656-662.
Crozier, Stewart, Datta, Ravi and Sydor, John. Direct Digital FR Synthesis and Modulation for MSAT Mobile Applications, Department of Communications, Communications Research Centre (Ontario, Canada), pp. 399-403.
Nauta, Henk C. and Nordholt, Ernst H. "A Novel High-Dynamic-Range PLL System for Synchronous Detection in AM Receivers," IEEE Transactions on Consumer Electronics, vol. CE-31, No. 3, Aug. 1985, pp. 447-455.
Martin, Larry. "Use Programmable Logic Devices to Enhance Phase-Locked Oscillator Performance," Oct. 1995, pp. 30-40.
Smith, Brian Cantwell. "Reflection and Semantics in LISP," Xerox Corporation (Intelligent Systems Laboratory: Corporate Accession P84-00030), Jun. 1984, pp. 1-32.
des Rivieres, Jim and Smith, Brian Cantwell. "The Implementation of Procedurally Reflective Languages," Xerox corporation (Intelligent Systems Laboratory: Corporate Accession P84-00070), Jul. 1984, pp. 1-36.
New Bernie and Hoflich, Wolfgang. "Harmonic Frequency Synthesizer and FSK Modulator," Xilinx Application Note (XAPP 009.000), pp. 8.165-8.168.
Knapp, Steven K. "Using Programmable Logic to Accelerate DSP Functions," Xilinx, Inc., 1995, pp. 1-8.
New, Bernie. "Compex Digital Waveform Generator," Xinlinx Application Note (XAPP 008.002), pp. 8.163-8.164.
McCune, Jr., Earl W. "Digital Communications Using Direct Digital Synthesis," Digital RF Solutions, pp. 413-417.
McCune, Jr., Earl W. "Direct Digital Synthesis and the Numerically Controlled, Modulated Oscillator," Digital RF soluctions, pp. 413-424.
Chrisfield, R.P., Doan, D.T., Williams, K.R. and Wrage, R.H. "Phase-Locked Clocking," IBM Technical Disclosure bulletin, vol. 23, No. 7A, De. 1980, pp. 2924-2926.
Wooton, R.M. "Auto-Reference Phase-Locked-Loop Clock Generator," IBM Technical Disclousre Bulletin, vol. 24, No. 5, Oct. 1981, pp. 2294-2296.
Leung, W.C. "Digital Phase-Locked Loop Circuit," IBM Technical Disclosure Bulletin, vol. 18, No. 10, Mar. 1976, pp. 3334-3337.
Grice, D.G. "PLA Implementation of a PLO," IBM Technical Disclosure Bulletin, vol. 19, No. 7, Dec. 1976, pp. 2600-2602.
Newman, E.L. "Voltage-Controlled Oscillator," IBM Technical Disclosure Bulletin, vol. 19, No. 10, Mar. 1977, pp. 3899-3900.
Beaven, P.A. "Phase-Locked Clock Generator," IBM Technical Disclosure Bulletin, vol. 22, No. 8B, Jan. 1980, pp. 3835-3838.
Dialog Search on "Bipolar Integrated Tech Inc".
Ahmed, Rahim & and Malarsie, Louis; "Optimizing For Low Skew And Phase Error On PLL Based Clock Generators", 1994, National Semiconductor Application Note 968, pp. 1-5.
Andren, Carl; "A Brief Tutorial On Spread Spectrum And Packet Radio", May 1996, Harris Semiconductor--Tech Brief, No. TB337.1, pp. 1-3.
CMP Publications via Fulfillment by Individual, Inc.; "Altera Speeds FPGA Clock with a PLL", May 28, 1996.
Miscellaneous Abstracts from Derwent Search.
Miscellaneous Abstract on IBM Patents.
Vaidya, Chai; "Phase-Locked Loop Based Clock Generators", Jun. 1995, National Semiconductor ASIP Applications Application Note 1006, pp. 1-6.
Partial translation of EP 0 313 491 A1.
Coleman Eric
Ricoh & Company, Ltd.
LandOfFree
System and method for phase-synchronous, flexible-frequency cloc does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with System and method for phase-synchronous, flexible-frequency cloc, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and System and method for phase-synchronous, flexible-frequency cloc will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-1293882