CPLD serial programming with extra read register

Details CPLD serial programming with extra read register CPLD serial programming with extra read register

1996-03-28

1998-09-08

Beausoliel, Jr., Robert W.

Excavating

371211, G06F 1100

Patent

active

058057943

ABSTRACT:
A method for programming or testing a CPLD using an additional read register. In one embodiment, the method comprises: instructing the CPLD in one instruction to load program data, load address information and program the program data into a memory location having an address defined by the address information; loading the program data into a first data storage element and the address information into an address storage element; programming the program data into the memory location; instructing the CPLD to read verify data from the memory location; and capturing the verify data into a second data storage element. The second data storage element comprising a read registers. The novel method further comprises comparing the verify data with the program data. The verify data and the program data may be compared within the CPLD or the verify data may be output from the CPLD and compared with the program data externally. The novel method further comprises instructing the CPLD to program again, or overprogram, the program data into the memory location if the program data matches the verify data. The novel method further comprises reprogramming the program data into the memory location if the program data does not match the verify data.

REFERENCES:
patent: 3831148 (1974-08-01), Greenwald et al.
patent: 4860293 (1989-08-01), Engel et al.
patent: 4929889 (1990-05-01), Seiler et al.
patent: 5103450 (1992-04-01), Whetsel
patent: 5142223 (1992-08-01), Higashino et al.
patent: 5195097 (1993-03-01), Bogholtz, Jr. et al.
patent: 5258986 (1993-11-01), Zerbe
patent: 5301156 (1994-04-01), Talley
patent: 5311520 (1994-05-01), Raghavachari
patent: 5381419 (1995-01-01), Zorian
patent: 5396170 (1995-03-01), D'Souza et al.
patent: 5404526 (1995-04-01), Dosch et al.
patent: 5412260 (1995-05-01), Tsui et al.
patent: 5444716 (1995-08-01), Jarwala et al.
patent: 5557619 (1996-09-01), Rapoport
patent: 5574684 (1996-11-01), Tomoeda
patent: 5574879 (1996-11-01), Wells et al.
Lee et al., "Pathlength Reduction Features in the PA-RISC Architecture", Compcon IEEE, pp. 129-135, 1992.
XuBang et al., "Design and Implemnetation of a Jtag Boundary Scan Interface Controller", Asian Test Symposium, IEEE, pp. 215-218, 1993.
Vinoski, "RISE + +: A Symbolic Environment for Scan Based Testing", IEEE Design & Test of Computers, vol. 10, Iss. 2, pp. 46-54, Jun. 1993.
Mounder et al., "The Test Access Port and Boundary Scan Architecture", IEEE Computer Scociety Press, pp. 59-77, 1990.
IEEE Standard Test Access Port and Boundary-Scan Architecture, Institute of Electrical and Electronics Engineers, Inc., New York, pp. 1:1-5, 2:1-6; 3:1-9; 4:1-3; 5:1-16; 6:1-4; 7:1-28; 8:1-7; 9:1-2; 10:1-45; 11:1-5; 12:1-6; A:1-12, (Oct. 1993).
Cypress Semiconductor Corporation, "7C322D/7C22H Programming Specification (Flash 22V10)", pp. 1-48, Document No. 40-00039.
Cypress Semiconductor Programmable Logic Data Book, "Preliminary CY7C371 32-Macrocell Flash CPLD", pp. 3:99-106.
U.S. Patent Application Serial No. 08/576,451; Filed: Dec. 21, 1995; Inventor: David L. Johnson; Title: "A Method and Apparatus for Testing a Device".

Affiliated with

Also associated with

Rating

CPLD serial programming with extra read register does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with CPLD serial programming with extra read register, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and CPLD serial programming with extra read register will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-1292603