Signal buffer circuit in an integrated circuit for applying an o

Details Signal buffer circuit in an integrated circuit for applying an o Signal buffer circuit in an integrated circuit for applying an o

1981-07-29

1983-10-18

Heyman, John S.

Electrical transmission or interconnection systems

Nonlinear reactor systems

Parametrons

307255, 330267, H03K 19092, H03K 1760, H03F 326

Patent

active

044108141

ABSTRACT:
A buffer circuit in an integrated circuit for applying to a connecting terminal thereof an output signal the polarity of which depends on a voltage to which an external load resistor is connected, the other end of this load resistor being connected to the terminal. The circuit comprises two output transistors arranged in series with two current measuring impedances for measuring the direction of the current flowing through the load resistor and for cutting off one of the output transistors.

REFERENCES:
patent: 3332027 (1967-07-01), Suganuma
patent: 4239989 (1980-12-01), Brajder
patent: 4287435 (1981-09-01), Cavaliere et al.

Affiliated with

Also associated with

Rating

Signal buffer circuit in an integrated circuit for applying an o does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Signal buffer circuit in an integrated circuit for applying an o, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Signal buffer circuit in an integrated circuit for applying an o will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-1291619